JPS57162162A - Multiplex virtual space data processing system - Google Patents
Multiplex virtual space data processing systemInfo
- Publication number
- JPS57162162A JPS57162162A JP56044889A JP4488981A JPS57162162A JP S57162162 A JPS57162162 A JP S57162162A JP 56044889 A JP56044889 A JP 56044889A JP 4488981 A JP4488981 A JP 4488981A JP S57162162 A JPS57162162 A JP S57162162A
- Authority
- JP
- Japan
- Prior art keywords
- segment table
- data processing
- processing system
- virtual space
- control register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE:To increase size of space usable freely by the user, and to freely cope with the increase in a system common area, storing a system common area with one imaginary space. CONSTITUTION:At the access corresponding to a common area, a control register 5-0 is used with the content of a switching register 8, and a control register 5-1 is used with the content of the switching register 8 at the access corresponding to the user's area. When the control register 5-0 is used, a #0 segment table is instructed and offset amount in a segment table 6-0 is given with a part of bits of an execution address 4. When the control register 5-1 is used, #1 segment table is instructed and the offset amount in the segment table 6-1 is given with a part of bits of the execution address 4.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56044889A JPS57162162A (en) | 1981-03-27 | 1981-03-27 | Multiplex virtual space data processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56044889A JPS57162162A (en) | 1981-03-27 | 1981-03-27 | Multiplex virtual space data processing system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57162162A true JPS57162162A (en) | 1982-10-05 |
Family
ID=12704043
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56044889A Pending JPS57162162A (en) | 1981-03-27 | 1981-03-27 | Multiplex virtual space data processing system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57162162A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59124077A (en) * | 1982-12-28 | 1984-07-18 | フランス国 | Memory management system for processor or microprocessor |
JPS60225950A (en) * | 1984-04-25 | 1985-11-11 | Hitachi Ltd | Controlling system of virtual storage |
JPS62182862A (en) * | 1985-12-13 | 1987-08-11 | エルサグ ベイリイ ソチエタ ペル アツィオニ | Large capacity memory and multiprocessor including the same |
JPH01228027A (en) * | 1988-02-10 | 1989-09-12 | Internatl Business Mach Corp <Ibm> | Address space management |
-
1981
- 1981-03-27 JP JP56044889A patent/JPS57162162A/en active Pending
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59124077A (en) * | 1982-12-28 | 1984-07-18 | フランス国 | Memory management system for processor or microprocessor |
JPS60225950A (en) * | 1984-04-25 | 1985-11-11 | Hitachi Ltd | Controlling system of virtual storage |
JPH0319977B2 (en) * | 1984-04-25 | 1991-03-18 | Hitachi Ltd | |
JPS62182862A (en) * | 1985-12-13 | 1987-08-11 | エルサグ ベイリイ ソチエタ ペル アツィオニ | Large capacity memory and multiprocessor including the same |
JPH01228027A (en) * | 1988-02-10 | 1989-09-12 | Internatl Business Mach Corp <Ibm> | Address space management |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8308647A1 (en) | Direct memory access method for use with a multiplexed data bus. | |
EP0169018A3 (en) | Computer memory system | |
JPS5621240A (en) | Information processor | |
EP0315945A3 (en) | Virtual storage type computer system | |
ES8405177A1 (en) | Address translation buffer control system. | |
JPS57162162A (en) | Multiplex virtual space data processing system | |
JPS54142950A (en) | Data transfer system | |
JPS6413634A (en) | Virtual computer system | |
JPS5282035A (en) | Data processing unit | |
JPS5698766A (en) | Virtual memory control system | |
JPS5564682A (en) | Buffer block return control system | |
JPS56153452A (en) | Virtual computer system | |
JPS5619571A (en) | Buffer memory unit | |
JPS54540A (en) | Computer composite system | |
ES474427A1 (en) | Central processor unit for executing instruction of variable length | |
JPS5436144A (en) | Address conversion unit | |
JPS53130943A (en) | Microprogram control system | |
JPS54123838A (en) | Memory address control unit for data processor | |
JPS57203279A (en) | Information processing device | |
JPS5786180A (en) | Memory device having address converting mechanism | |
JPS56135247A (en) | Information processor | |
JPS5558873A (en) | Data processor having common memory unit | |
JPS5282034A (en) | Data processing unit | |
JPS56101684A (en) | Information processing system | |
JPS5447455A (en) | Data processor |