JPS57106288A - Encoding control system between frames - Google Patents
Encoding control system between framesInfo
- Publication number
- JPS57106288A JPS57106288A JP18318680A JP18318680A JPS57106288A JP S57106288 A JPS57106288 A JP S57106288A JP 18318680 A JP18318680 A JP 18318680A JP 18318680 A JP18318680 A JP 18318680A JP S57106288 A JPS57106288 A JP S57106288A
- Authority
- JP
- Japan
- Prior art keywords
- refleshing
- frames
- control system
- occupancy ratio
- frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
- H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
Abstract
PURPOSE:To prevent overflow and underflow by controlling the number of refleshing within a frame when occupancy ratio of transmission buffer memory is increased. CONSTITUTION:The titled system is the refleshing mode which encodes the input signals between the frames and does not encode them between the frames, and transmits them through the transmission buffer memory to a frame at plural number of times. In figure (a) is a frame synchronizing signal, and in the refleshing mode when the occupancy ratio is in the range of (a)-(b) as shown in (b), its number (n) of refleshment is 6. In case of the occupancy ratio is larger than (b), the refleshing times are varied as (c)-(e) in regular interval control system, and refleshment is omitted at the position of the dotted line such as (f)- (h) in the same position inhibit control system.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18318680A JPS57106288A (en) | 1980-12-24 | 1980-12-24 | Encoding control system between frames |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18318680A JPS57106288A (en) | 1980-12-24 | 1980-12-24 | Encoding control system between frames |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS57106288A true JPS57106288A (en) | 1982-07-02 |
Family
ID=16131269
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18318680A Pending JPS57106288A (en) | 1980-12-24 | 1980-12-24 | Encoding control system between frames |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57106288A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61116482A (en) * | 1984-11-10 | 1986-06-03 | Nippon Telegr & Teleph Corp <Ntt> | Transmission error refreshing method |
JPH01282981A (en) * | 1988-05-09 | 1989-11-14 | Toshiba Corp | Animation coding system |
JPH06217282A (en) * | 1993-01-19 | 1994-08-05 | Nec Corp | Image encoding device |
-
1980
- 1980-12-24 JP JP18318680A patent/JPS57106288A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61116482A (en) * | 1984-11-10 | 1986-06-03 | Nippon Telegr & Teleph Corp <Ntt> | Transmission error refreshing method |
JPH01282981A (en) * | 1988-05-09 | 1989-11-14 | Toshiba Corp | Animation coding system |
JPH06217282A (en) * | 1993-01-19 | 1994-08-05 | Nec Corp | Image encoding device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5477013A (en) | Transmission system for picture sound | |
JPS5731247A (en) | Multiplexing tramsmission system | |
JPS57106288A (en) | Encoding control system between frames | |
JPS6469182A (en) | Movement compensation system for variable block size | |
JPS5471923A (en) | Coding system for television signal | |
JPS5433013A (en) | Coding and decoding system | |
ES8704683A1 (en) | Analog-to-digital encoder and digital-to-analog decoder. | |
JPS5368907A (en) | Transmission system for facsimile control signal | |
JPS5429901A (en) | Data transmission control system | |
JPS5361931A (en) | Communication control device | |
JPS56128076A (en) | Trigger circuit | |
JPS56126389A (en) | Predictive encoding system | |
JPS5337318A (en) | Orthogonal conversion coding system | |
JPS5614326A (en) | Digital output selecting circuit | |
JPS56149847A (en) | Signal switching unit | |
JPS53148227A (en) | Television receiver | |
JPS5487012A (en) | Picture encoding system | |
JPS57106266A (en) | Discriminating reproducing circuit | |
JPS5372539A (en) | Interface control system | |
JPS55143875A (en) | Facsimile signal redundancy suppression coding system | |
JPS6458038A (en) | Discriminating circuit for transfer system of channel interface | |
JPS6439841A (en) | Data transmission system | |
JPS5395536A (en) | Control system for input and output trunk | |
JPS5370712A (en) | Picture image transmitting system | |
JPS5337314A (en) | Signal demodulating system |