JPS57100688A - Dynamic memory circuit system - Google Patents

Dynamic memory circuit system

Info

Publication number
JPS57100688A
JPS57100688A JP55174675A JP17467580A JPS57100688A JP S57100688 A JPS57100688 A JP S57100688A JP 55174675 A JP55174675 A JP 55174675A JP 17467580 A JP17467580 A JP 17467580A JP S57100688 A JPS57100688 A JP S57100688A
Authority
JP
Japan
Prior art keywords
access
memory
memory circuit
circuit system
cg12a
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55174675A
Other languages
Japanese (ja)
Inventor
Kazuhiro Iwata
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Tokyo Shibaura Electric Co Ltd filed Critical Toshiba Corp
Priority to JP55174675A priority Critical patent/JPS57100688A/en
Publication of JPS57100688A publication Critical patent/JPS57100688A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C8/00Arrangements for selecting an address in a digital store
    • G11C8/18Address timing or clocking circuits; Address control signal generation or management, e.g. for row address strobe [RAS] or column address strobe [CAS] signals

Abstract

PURPOSE:To shorten the access time of a memory by utilizing access to alternate prescribed bits 0 and 1 of an address. CONSTITUTION:During access to a memory, a chip enable signal CE and address inputs A0-A3 are supplied, and a clock generator CG12a or 12b is selected according to whether the A0 is 1 or 0, thereby generating various timing signals. For example, while the CG12b is enabled and the CG12a is disabled, a memory matrix 16a is precharged sufficiently, and a memory matrix 16b is also precharged one cycle before, enabling necessary access.
JP55174675A 1980-12-12 1980-12-12 Dynamic memory circuit system Pending JPS57100688A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55174675A JPS57100688A (en) 1980-12-12 1980-12-12 Dynamic memory circuit system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55174675A JPS57100688A (en) 1980-12-12 1980-12-12 Dynamic memory circuit system

Publications (1)

Publication Number Publication Date
JPS57100688A true JPS57100688A (en) 1982-06-22

Family

ID=15982722

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55174675A Pending JPS57100688A (en) 1980-12-12 1980-12-12 Dynamic memory circuit system

Country Status (1)

Country Link
JP (1) JPS57100688A (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62252590A (en) * 1986-04-24 1987-11-04 Ascii Corp Memory device
JPS62271291A (en) * 1986-05-20 1987-11-25 Ascii Corp Memory device
EP0304591A2 (en) * 1987-08-18 1989-03-01 Siemens Aktiengesellschaft Semiconductor memory with signal change detector circuit
JPH01165091A (en) * 1987-12-21 1989-06-29 Mitsubishi Electric Corp Memory system
JPH0229988A (en) * 1988-03-28 1990-01-31 Hitachi Ltd Memory device
JPH0294194A (en) * 1988-09-30 1990-04-04 Nec Corp Interleave buffer
JPH02289989A (en) * 1990-04-20 1990-11-29 Hitachi Ltd Monolithic storage device
JPH05114286A (en) * 1982-09-29 1993-05-07 Texas Instr Inc <Ti> Electronic device

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05114286A (en) * 1982-09-29 1993-05-07 Texas Instr Inc <Ti> Electronic device
JPS62252590A (en) * 1986-04-24 1987-11-04 Ascii Corp Memory device
JPS62271291A (en) * 1986-05-20 1987-11-25 Ascii Corp Memory device
EP0304591A2 (en) * 1987-08-18 1989-03-01 Siemens Aktiengesellschaft Semiconductor memory with signal change detector circuit
JPH01165091A (en) * 1987-12-21 1989-06-29 Mitsubishi Electric Corp Memory system
JPH0229988A (en) * 1988-03-28 1990-01-31 Hitachi Ltd Memory device
JPH0294194A (en) * 1988-09-30 1990-04-04 Nec Corp Interleave buffer
JPH02289989A (en) * 1990-04-20 1990-11-29 Hitachi Ltd Monolithic storage device
JPH0461435B2 (en) * 1990-04-20 1992-09-30 Hitachi Ltd

Similar Documents

Publication Publication Date Title
JPS5727477A (en) Memory circuit
JPS6462894A (en) Pipeline type memory device
AU7980898A (en) Method and apparatus for local control signal generation in a memory device
JPS57100688A (en) Dynamic memory circuit system
HK102489A (en) Refresh generator system for a dynamic memory
JPS53126229A (en) Memory unit
JPS5271951A (en) Branch system for micro program
JPS54130841A (en) Address generator
JPS53115129A (en) Time axis correcting device
JPS5484438A (en) Dynamic memory circuit
JPS5442944A (en) Refresh address control system for memory
JPS53121542A (en) Test method
JPS56127253A (en) Test pattern generator
JPS56119992A (en) Dynamic type fixed memory device
JPS53148934A (en) Test method for refresh time
JPS5587357A (en) Memory circuit device
JPS5584089A (en) Memory access control system
JPS54142018A (en) Memory control system
JPS55108996A (en) Memory test system
JPS567146A (en) Process time reducing method for microcomputer
JPS52134406A (en) Test system for clock generator circuit
JPS5250133A (en) Driving system of ic memory unit
JPS53124984A (en) Burn-in system
JPS5798059A (en) Information processing device
JPS6459438A (en) Read-out method for memory device