JPS5569836A - Channel control system - Google Patents
Channel control systemInfo
- Publication number
- JPS5569836A JPS5569836A JP14388578A JP14388578A JPS5569836A JP S5569836 A JPS5569836 A JP S5569836A JP 14388578 A JP14388578 A JP 14388578A JP 14388578 A JP14388578 A JP 14388578A JP S5569836 A JPS5569836 A JP S5569836A
- Authority
- JP
- Japan
- Prior art keywords
- control
- channel
- memory unit
- main memory
- peripheral units
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To absorb easily a difference in channel control word due to a difference between a central arithmetic processor and main memory unit or that in function between peripheral units, by adding a simple function into a channel.
CONSTITUTION: Input-output bus 1 makes a connection among a central arithmetic processor, main memory unit, and channels 3 and 4. Channel 3 exercises control 5 over channel control words transmitted to and received from the main memory unit, and central control part 6 decides on a needed control method by controlled requests from several channels 4 and read channel control word 5, commands each function block to perform request operation, and also attains input-output control over a buffer and conversion of channel control words to be sent to peripheral units. Further, decision 7 on priority levels of controlled requests to respective channels 4 is made and control part 6 is informed of them on preference basis. Under the time-division general control of channel 3, respective channels 4 perform data input-output processing control of corresponding peripheral units through bus 1.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14388578A JPS598845B2 (en) | 1978-11-21 | 1978-11-21 | Channel control method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14388578A JPS598845B2 (en) | 1978-11-21 | 1978-11-21 | Channel control method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5569836A true JPS5569836A (en) | 1980-05-26 |
JPS598845B2 JPS598845B2 (en) | 1984-02-28 |
Family
ID=15349280
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14388578A Expired JPS598845B2 (en) | 1978-11-21 | 1978-11-21 | Channel control method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS598845B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58105321A (en) * | 1981-12-16 | 1983-06-23 | Nec Corp | Peripheral controller |
JPS5916037A (en) * | 1982-04-21 | 1984-01-27 | デイジタル・イクイプメント・コ−ポレ−シヨン | Data transfer unit and data processor |
JPS59225430A (en) * | 1983-06-07 | 1984-12-18 | Fujitsu Ltd | Channel processing unit |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0281241U (en) * | 1988-12-12 | 1990-06-22 |
-
1978
- 1978-11-21 JP JP14388578A patent/JPS598845B2/en not_active Expired
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58105321A (en) * | 1981-12-16 | 1983-06-23 | Nec Corp | Peripheral controller |
JPS6223342B2 (en) * | 1981-12-16 | 1987-05-22 | Nippon Electric Co | |
JPS5916037A (en) * | 1982-04-21 | 1984-01-27 | デイジタル・イクイプメント・コ−ポレ−シヨン | Data transfer unit and data processor |
JPS59225430A (en) * | 1983-06-07 | 1984-12-18 | Fujitsu Ltd | Channel processing unit |
JPH0130170B2 (en) * | 1983-06-07 | 1989-06-16 | Fujitsu Ltd |
Also Published As
Publication number | Publication date |
---|---|
JPS598845B2 (en) | 1984-02-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5498140A (en) | Channel control system | |
JPS5455132A (en) | Input-output control system | |
JPS5569836A (en) | Channel control system | |
JPS5672752A (en) | Controller for occupation of common bus line | |
JPS5398741A (en) | High level recording and processing system | |
JPS5569835A (en) | Channel control system | |
JPS5295939A (en) | Common contrl device for input/output | |
JPS5368940A (en) | Information transmission system | |
EP0100240A3 (en) | System creation method and apparatus | |
JPS56152038A (en) | Data transfer processor | |
JPS539434A (en) | Data processor system | |
JPS53101239A (en) | Data transfer control system | |
JPS5585941A (en) | Dma system for data transmission and reception unit | |
JPS54531A (en) | Channel control system | |
JPS53112625A (en) | Bus occupation control system | |
JPS54145447A (en) | Input-output control system | |
JPS5498128A (en) | Input/output control system | |
JPS57105019A (en) | Data transfer controlling system | |
JPS57105021A (en) | Input/output device | |
JPS52149932A (en) | Channel interrupt control system | |
JPS5487140A (en) | Data transfer control system | |
JPS5679347A (en) | Control device equipped with hierarchical common memory | |
JPS54101235A (en) | Operational processor | |
JPS57143639A (en) | Instruction transmitting system | |
JPS53103333A (en) | Input/output control system for information processor |