JPS551722A - Memory system for non-priority information in competition of reception processing for asynchronous reception information - Google Patents
Memory system for non-priority information in competition of reception processing for asynchronous reception informationInfo
- Publication number
- JPS551722A JPS551722A JP7402578A JP7402578A JPS551722A JP S551722 A JPS551722 A JP S551722A JP 7402578 A JP7402578 A JP 7402578A JP 7402578 A JP7402578 A JP 7402578A JP S551722 A JPS551722 A JP S551722A
- Authority
- JP
- Japan
- Prior art keywords
- priority information
- reception
- information
- processing
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
PURPOSE: To enable to memorize and read out the information without priority efficiently, in the reception processing competition for asynchronous reception information with a simple constitution, by providing memories only to non-priority information and judging the propriety at memory readout.
CONSTITUTION: The memory 2 can write in and read out non-priority information in the order of input, and the address of write-in and readout is controlled with the address control circuit 3. Further, the priority information rrceived or non- priority information read out from the memory 2 is selectively outputted to the processing circuit 8 via the gate 6, and the judgement circuit 5 controls the selection of the gate 6 depending whether the priority information is under reception or under processing or not. That is, the non-priority information is stored in the memory 2 in the order of input independently of the reception or processing of the priority information, and it is outputted from the memory 2 after readout when the priority information is not under reception or processing. Thus, in the competition of the reception processing for asynchronous reception information with a simple constitution, non-priority information can efficiently be stored and read out.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7402578A JPS551722A (en) | 1978-06-19 | 1978-06-19 | Memory system for non-priority information in competition of reception processing for asynchronous reception information |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7402578A JPS551722A (en) | 1978-06-19 | 1978-06-19 | Memory system for non-priority information in competition of reception processing for asynchronous reception information |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS551722A true JPS551722A (en) | 1980-01-08 |
Family
ID=13535164
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7402578A Pending JPS551722A (en) | 1978-06-19 | 1978-06-19 | Memory system for non-priority information in competition of reception processing for asynchronous reception information |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS551722A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04271601A (en) * | 1990-10-22 | 1992-09-28 | Hughes Aircraft Co | Double-partition polarized wave rotor |
-
1978
- 1978-06-19 JP JP7402578A patent/JPS551722A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04271601A (en) * | 1990-10-22 | 1992-09-28 | Hughes Aircraft Co | Double-partition polarized wave rotor |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5725069A (en) | Vector data processing equipment | |
JPS56140452A (en) | Memory protection system | |
DE3065673D1 (en) | Setting device for protective control system | |
JPS57196677A (en) | Storage device for character graphic information | |
JPS551722A (en) | Memory system for non-priority information in competition of reception processing for asynchronous reception information | |
JPS55124830A (en) | Input and output control system | |
JPS54122059A (en) | Inter-processor information transfer system | |
JPS57117055A (en) | Memory extension system of microcomputer | |
JPS5447546A (en) | Program loading method for multiple process system | |
JPS5528115A (en) | Control system for data processor using different memory areas in access time | |
JPS5533282A (en) | Buffer control system | |
JPS5464277A (en) | Sequence controller | |
JPS5553743A (en) | Address control system | |
JPS54142941A (en) | Memory control system | |
JPS5759260A (en) | Microcomputer | |
JPS57141762A (en) | Memory extending system | |
JPS5585932A (en) | Pick up system for readout data length | |
JPS5447538A (en) | Channel device | |
JPS5736488A (en) | Memory controller | |
JPS5512567A (en) | Memory protection circuit | |
JPS5469035A (en) | Magnetic bubble cassette memory | |
JPS5599652A (en) | Microprogram control unit | |
JPS5745659A (en) | Memory address managing device | |
JPS57209520A (en) | Loading system for memory | |
JPS55135927A (en) | Memory write-in control system |