JPS55117387A - Connection switch control system for inter-frame coding device - Google Patents
Connection switch control system for inter-frame coding deviceInfo
- Publication number
- JPS55117387A JPS55117387A JP2498879A JP2498879A JPS55117387A JP S55117387 A JPS55117387 A JP S55117387A JP 2498879 A JP2498879 A JP 2498879A JP 2498879 A JP2498879 A JP 2498879A JP S55117387 A JPS55117387 A JP S55117387A
- Authority
- JP
- Japan
- Prior art keywords
- frame
- inter
- signal
- decoding
- frame coding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
- H04N19/50—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding
- H04N19/503—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using predictive coding involving temporal prediction
Abstract
PURPOSE:To prevent the lowering of the picture quality at the connection switching time of the inter-frame coding device by opening both the inter-frame coding loop of the transmitter side and the inter-frame decoding loop of the receiver side for 1- frame time. CONSTITUTION:Control circuits CONTS and CONTR switch switching circits SWS and SWR toward constant level CLV via switch command signal SS. Singal CLV is selected to the value near the central level of the input signal where the input of coder COD within the frame becomes minimum. As a result, only the signal that is coded within the frame is transmitted, and the decoding is carried out only by decoder DEC within the frame. Accordingly, the coincidence is secured for the contents between 1-frame memories FMS and FMR. Thus circuit CONTS switches circuit SWS toward memory FMS after 1-frame time to carry out the inter-frame coding. At the same time, special code signal CD is applied to multiplexer MPX. The receiver side starts the inter-frame decoding after detection of signal CD.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2498879A JPS55117387A (en) | 1979-03-02 | 1979-03-02 | Connection switch control system for inter-frame coding device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2498879A JPS55117387A (en) | 1979-03-02 | 1979-03-02 | Connection switch control system for inter-frame coding device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS55117387A true JPS55117387A (en) | 1980-09-09 |
Family
ID=12153354
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2498879A Pending JPS55117387A (en) | 1979-03-02 | 1979-03-02 | Connection switch control system for inter-frame coding device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55117387A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61114675A (en) * | 1984-11-08 | 1986-06-02 | Nippon Telegr & Teleph Corp <Ntt> | Refreshing system in coding between frames |
WO1989003159A2 (en) * | 1987-10-05 | 1989-04-06 | Intel Corporation | Digital video compression system |
-
1979
- 1979-03-02 JP JP2498879A patent/JPS55117387A/en active Pending
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61114675A (en) * | 1984-11-08 | 1986-06-02 | Nippon Telegr & Teleph Corp <Ntt> | Refreshing system in coding between frames |
WO1989003159A2 (en) * | 1987-10-05 | 1989-04-06 | Intel Corporation | Digital video compression system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FI842468A0 (en) | FJAERRSTYRNINGSSYSTEM FOER ELEKTRISKA OCH ELEKTRONISKA APPARATER, SPECIELLT FOER UNDERHAOLLNINGSELEKTRONIKAPPARATER. | |
JPS55117387A (en) | Connection switch control system for inter-frame coding device | |
GB2258374A (en) | Adjusting the level of an audio signal | |
JPS5679552A (en) | Loop back system for duplex loop transmission system | |
DE58905863D1 (en) | Radio receiver. | |
JPS56116367A (en) | Code conversion system for facsimile signal | |
JPS5797113A (en) | Control circuit of air conditioner | |
JPS57148479A (en) | Apparatus controlling system | |
JPS55150636A (en) | Data transmitting unit | |
JPS56156051A (en) | Automatic switching device of circuit | |
JPS5617575A (en) | Fault processing system of multiple coder and decoder for facsimile storing and converting device | |
JPS574677A (en) | Error fault recovery and control system | |
JPS56149847A (en) | Signal switching unit | |
JPS5720050A (en) | Reception switching system of digital radio system | |
JPS55123257A (en) | Time-division multiple remote controller | |
JPS5527777A (en) | Control system for picture signal transmission | |
JPS5761359A (en) | Monitor system | |
FR2453456A1 (en) | DEVICE FOR CONTROLLING A LIGHT SIGNALING SYSTEM | |
JPS56122223A (en) | Automatic dx and local reception switching device | |
JPS56122268A (en) | Digital signal system for exchange | |
JPS57106288A (en) | Encoding control system between frames | |
JPS56137422A (en) | Input and output controlling system | |
JPS55132182A (en) | Coder-decoder for composite difference for television | |
JPS6457849A (en) | Line switching system | |
JPS558121A (en) | Data switching device |