JPS55115775A - Synchronizing signal generator - Google Patents
Synchronizing signal generatorInfo
- Publication number
- JPS55115775A JPS55115775A JP2245479A JP2245479A JPS55115775A JP S55115775 A JPS55115775 A JP S55115775A JP 2245479 A JP2245479 A JP 2245479A JP 2245479 A JP2245479 A JP 2245479A JP S55115775 A JPS55115775 A JP S55115775A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- fed
- synchronizing signal
- phe
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N5/00—Details of television systems
- H04N5/04—Synchronising
- H04N5/06—Generation of synchronising signals
- H04N5/067—Arrangements or circuits at the transmitter end
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N25/00—Circuitry of solid-state image sensors [SSIS]; Control thereof
Abstract
PURPOSE:To produce the horizontal and vertical synchronizing signal without jitter, by resetting the counter with the control signal when external synchronizing signal is present at the period when the window pulse is fed and with the external synchronizing signal other than the case. CONSTITUTION:In the external synchronism by means of the synchronizing signal generator of various standard system such as NTSC and PAL systems, the reference signal So of the reference signal oscillator 1 is frequency-divided with the counters 2...5 to obtain the horizontal and vertical synchronizing signals SH, SV. The counter 3 is provided with the control circuit 21 for reset pulse and the forming circuit 20 of window pulse, and to the circuit 21, the control signal PHI based on the signal SH and the external synchronizing signal PHE are fed and the window pulse signal PW is fed. Further, if the signal PHE is present at the period when the pulse PW is fed, the counter 3 is reset with the signal PHI and in other case, with the signal PHE. Thus, if the signal PHE is fluctuated with the presence of transmission system, signals SH, SV can be formed without jitter.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2245479A JPS55115775A (en) | 1979-02-27 | 1979-02-27 | Synchronizing signal generator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2245479A JPS55115775A (en) | 1979-02-27 | 1979-02-27 | Synchronizing signal generator |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55115775A true JPS55115775A (en) | 1980-09-05 |
JPS6161308B2 JPS6161308B2 (en) | 1986-12-25 |
Family
ID=12083149
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2245479A Granted JPS55115775A (en) | 1979-02-27 | 1979-02-27 | Synchronizing signal generator |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55115775A (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61164387A (en) * | 1985-01-16 | 1986-07-25 | Matsushita Electric Ind Co Ltd | Video signal processing device |
JPS61278277A (en) * | 1985-06-04 | 1986-12-09 | Matsushita Electric Ind Co Ltd | Synchronizing signal generator |
JPS61283276A (en) * | 1985-06-10 | 1986-12-13 | Matsushita Electric Ind Co Ltd | Synchronizing signal generator |
JPS61283277A (en) * | 1985-06-10 | 1986-12-13 | Matsushita Electric Ind Co Ltd | Synchronizing signal generator |
US4769704A (en) * | 1985-06-04 | 1988-09-06 | Matsushita Electric Industrial Co., Ltd. | Synchronization signal generator |
WO1998007272A1 (en) * | 1996-08-13 | 1998-02-19 | Fujitsu General Limited | Pll circuit for digital display device |
-
1979
- 1979-02-27 JP JP2245479A patent/JPS55115775A/en active Granted
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61164387A (en) * | 1985-01-16 | 1986-07-25 | Matsushita Electric Ind Co Ltd | Video signal processing device |
JPS61278277A (en) * | 1985-06-04 | 1986-12-09 | Matsushita Electric Ind Co Ltd | Synchronizing signal generator |
US4769704A (en) * | 1985-06-04 | 1988-09-06 | Matsushita Electric Industrial Co., Ltd. | Synchronization signal generator |
JPH053951B2 (en) * | 1985-06-04 | 1993-01-18 | Matsushita Electric Ind Co Ltd | |
JPS61283276A (en) * | 1985-06-10 | 1986-12-13 | Matsushita Electric Ind Co Ltd | Synchronizing signal generator |
JPS61283277A (en) * | 1985-06-10 | 1986-12-13 | Matsushita Electric Ind Co Ltd | Synchronizing signal generator |
WO1998007272A1 (en) * | 1996-08-13 | 1998-02-19 | Fujitsu General Limited | Pll circuit for digital display device |
US6392641B1 (en) | 1996-08-13 | 2002-05-21 | Fujitsu Limited | PLL circuit for digital display apparatus |
Also Published As
Publication number | Publication date |
---|---|
JPS6161308B2 (en) | 1986-12-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS54151321A (en) | Write-in inhibit control circuit in frame synchronizer | |
JPS5330815A (en) | Frequency control circuit | |
JPS5745782A (en) | Flicker preventing circuit | |
JPS5545151A (en) | Detection circuit for vertical synchronizing signal | |
JPS55115775A (en) | Synchronizing signal generator | |
ES8707837A1 (en) | Sychronizing the operation of a computing means with a reference frequency signal. | |
JPS53142123A (en) | Synchronous signal generator of pal system | |
JPS55107388A (en) | Synchronizing signal separation system | |
JPS57106277A (en) | Counter device | |
JPS5441014A (en) | Clock signal generator circuit | |
JPS5577279A (en) | Forming circuit for control signal | |
JPS53118948A (en) | Synchronizing unit | |
JPS5556766A (en) | Vertical synchronism detector circuit | |
JPS5253623A (en) | Pulse duration modulating signal generator of picture display unit | |
JPS5387103A (en) | Adjustment system for pulse duty | |
JPS5439519A (en) | Separation circuit for vertical synchronism | |
JPS53117925A (en) | Frequency control circuit | |
JPS5437421A (en) | Vertical synchronous circuit | |
JPS5446421A (en) | Subcarrier signal generating circuit | |
JPS5386115A (en) | Isolation circuit for vertical synchronous singnal | |
JPS5343414A (en) | Video peproducer containing pseudo horizontal synchronous signal formation function | |
JPS5357709A (en) | Gen-lock for pal-system color television signal | |
JPS5330823A (en) | Jitter generation equipment | |
JPS55162680A (en) | Gate pulse generator | |
JPS5479015A (en) | Sampling pulse generating circuit |