JPS54148413A - Reproduction system for timing information - Google Patents
Reproduction system for timing informationInfo
- Publication number
- JPS54148413A JPS54148413A JP5667478A JP5667478A JPS54148413A JP S54148413 A JPS54148413 A JP S54148413A JP 5667478 A JP5667478 A JP 5667478A JP 5667478 A JP5667478 A JP 5667478A JP S54148413 A JPS54148413 A JP S54148413A
- Authority
- JP
- Japan
- Prior art keywords
- vco
- ssx
- gate
- supplied
- sampling
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
PURPOSE:To obtain the timing signal for sampling in a comparatively economical way for the digital receiver by sampling the reception signal with the rise of the VCO clock. CONSTITUTION:Reception signal SSX is sampled D1 with the rise of the VCO clock and then supplied to exclusive OR gate E along with the signal delayed D2 by the SSX interval time. When the comparison result has no agreement, logic 1 is delivered from E and then supplied to VCO via AND gate A1 and A2 to control the phase of VCO. The output of VCO undergoes 2-division D3 to be used as the sampling clock as well as to be supplied to gate A1 and A2. Thus, SSX is sampled by the rise edge of the output signal of D3 to minimize the error.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5667478A JPS54148413A (en) | 1978-05-15 | 1978-05-15 | Reproduction system for timing information |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5667478A JPS54148413A (en) | 1978-05-15 | 1978-05-15 | Reproduction system for timing information |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS54148413A true JPS54148413A (en) | 1979-11-20 |
JPS6117382B2 JPS6117382B2 (en) | 1986-05-07 |
Family
ID=13033957
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5667478A Granted JPS54148413A (en) | 1978-05-15 | 1978-05-15 | Reproduction system for timing information |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54148413A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61273038A (en) * | 1985-05-28 | 1986-12-03 | Nec Corp | Clock synchronous circuit |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0140788Y2 (en) * | 1985-05-24 | 1989-12-05 | ||
JPS6437782U (en) * | 1987-09-01 | 1989-03-07 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4960813A (en) * | 1972-10-17 | 1974-06-13 | ||
JPS4960863A (en) * | 1972-10-17 | 1974-06-13 | ||
JPS4967551A (en) * | 1972-10-17 | 1974-07-01 |
-
1978
- 1978-05-15 JP JP5667478A patent/JPS54148413A/en active Granted
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4960813A (en) * | 1972-10-17 | 1974-06-13 | ||
JPS4960863A (en) * | 1972-10-17 | 1974-06-13 | ||
JPS4967551A (en) * | 1972-10-17 | 1974-07-01 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61273038A (en) * | 1985-05-28 | 1986-12-03 | Nec Corp | Clock synchronous circuit |
Also Published As
Publication number | Publication date |
---|---|
JPS6117382B2 (en) | 1986-05-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES482447A1 (en) | Timing-phase recovery circuit | |
CA2066037A1 (en) | Digital phase-locked loop biphase demodulating method and apparatus | |
JPS54148412A (en) | Reproduction system for timing information | |
JPS55124343A (en) | Clock signal extracting system | |
JPS54148413A (en) | Reproduction system for timing information | |
JPS5686582A (en) | Quantizing system at reception side for video information transmitter | |
EP0108702A3 (en) | Serial to parallel data conversion circuit | |
JPS558103A (en) | Reproducing system of timing information | |
JPS54148414A (en) | Reproduction system for timing information | |
JPS5614727A (en) | Phase comparator of digital pll circuit | |
JPS51115869A (en) | Time correction device of electronic clock | |
JPS5715585A (en) | Sampling circuit for character multiplex broadcast signal | |
JPS5748841A (en) | Clock selection system | |
JPS53144217A (en) | Smapling clock reproducer | |
JPS5523613A (en) | Reproducing system of timing information | |
JPS5431260A (en) | Digital control phase synchronizing device | |
JPS5448473A (en) | Coder | |
JPS547226A (en) | Carrier extracting system | |
JPS56104557A (en) | Bit synchronous circuit | |
JPS5556784A (en) | Television signal reproducer | |
JPS5794915A (en) | Demodulating circuit | |
JPS54122943A (en) | Synchronizing unit | |
JPS5525296A (en) | Sampling phase control unit | |
JPS57116459A (en) | Clock regenerating circuit | |
JPS5517488A (en) | Electronic watch having another clock function |