JPH0622199A - Moving quantity detector - Google Patents

Abstract

PURPOSE:To make the device small in size by storing the result of a 1st arithmetic operation circuit in a memory according to a high-order numerical value in the conversion to a binary method of a relative distance between a current picture signal and a representative point of one preceding field with a 2nd arithmetic operation circuit. CONSTITUTION:Arithmetic operation sections A, B of an arithmetic operation circuit I55 calculate a distance between a current picture signal incoming from an input circuit 50 and a picture signal of one preceding field at a representative point and the result is fed to a next-stage changeover circuit 59. Then the position of the current picture signal and position information corresponding to the representative pint of one preceding field fed from a representative point designation circuit 53 to the circuit I55 are fed to an arithmetic operation circuit 61. The position information of the current picture signal is converted into binary information and a switching signal in response to a numeral 1, 0 of a high-order digit of the binary number is fed to the circuit 59, the result by the circuit I55 is fed to a memory circuit 63 through the circuit 59 and stored based on an address signal. Thus, the stored information sets are sequentially compared and a minimum value is detected and a relevant motion is obtained by reading the address.

Description

Detailed Description of the Invention

[0001]

BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a motion amount detecting device for detecting image shake, which is used in cameras and the like which are becoming smaller. [0002]

2. Description of the Related Art FIG. 8 is a block diagram of a conventional motion amount detecting device disclosed in Japanese Patent Application Laid-Open No. 1-269371, where 1 is a television image signal input circuit and 2 is a signal of a representative point in the image signal. A representative point memory circuit for storing, 3 is a memory control circuit I for controlling the representative point memory circuit 2, and 4 is a read signal from the representative point memory circuit 2 which is a representative point signal one field or more before and a current image signal. An arithmetic circuit for operating the output signal of a certain input circuit 1, 5 is a detection memory circuit for storing the output signal of the arithmetic circuit 4, 6 is a memory control circuit II for controlling the detection memory circuit 5, and 7 is from the detection memory circuit 5. Motion amount calculation circuit for obtaining a motion amount using the read signal of
Reference numeral 8 is a representative point designating circuit for deciding the position of the representative point to be stored in the representative point memory circuit 2, 9 is an arithmetic control circuit for controlling the representative point designating circuit 8 and the memory control circuit 6, and 10 is the above circuit group as a whole. It is a system control circuit for controlling. And
The configuration is as follows. Input circuit 1
Further, the television image signal is input, the image signal corresponding to the position of the representative point designated by the representative point designating circuit 8 is written in the representative point memory circuit 2 by the memory control circuit 13, and the value is output in the next frame. To do. Then, the arithmetic circuit 4 calculates the current image and the image one frame before at the representative point, and the result is written in the detection memory circuit 5 by the memory control circuit II6. At this time, when the positional relationship between the image signal and the representative point is the same, they are added to the same memory and read after the completion of all calculations, and the motion amount calculation circuit 7 uses the output signal to calculate the motion amount.

[0003]

Here, in the representative point designating circuit 8 and the arithmetic control circuit 9 of the device, as shown in FIG. 9, four representative points P0, P1, P2 and P3 are arranged at equal intervals of 17. The horizontal axis indicates the detection range from each representative point.
There are 32 each. The memory area is determined according to the number of remainders obtained by dividing the relative distance between each representative point one field before and the current detection point of the image signal by the number of representative point intervals. Therefore, since the divided area is defined according to the numerical value on the lower side (residual number), even if the pixels at adjacent detection points are continuous, the numerical value on the lower side (residual number) is not the same, There is a problem in that it is necessary to change the memory area intricately, the control becomes complicated, and the circuit scale becomes large. Therefore, it is an object of the present invention to provide a device that eliminates the above-mentioned drawbacks.

[0004]

SUMMARY OF THE INVENTION The present invention is to provide the following devices 1) and 2) in order to achieve the above object. That is, 1) at least an input circuit for inputting a digitized image signal, a representative point designating circuit for designating a plurality of representative points in one field area, and an image signal of the representative point one field or more before. Representative point memory circuit, first computing circuit for computing the image signal of the representative point one field or more before and the current image signal, and a position corresponding to the image signal of the representative point and the current image signal A second arithmetic circuit for arithmetic operation with information and a memory circuit for storing the arithmetic result from the first arithmetic circuit, and the arithmetic result by the second arithmetic circuit for the current image signal and one field A motion amount detecting device characterized in that a memory area in the memory circuit is determined and stored according to a numerical value of an upper digit when the relative distance from the preceding representative point is converted into a binary number. 2) At least an input circuit for inputting a digitized image signal, a representative point designating circuit for designating a plurality of representative points in one field area, and a representative point for storing the image signal of the representative point one field or more before. A memory circuit; a first arithmetic circuit for arithmetically operating the image signal at the representative point one field or more before and the current image signal; and position information corresponding to the image signal at the representative point and the current image signal. And a memory circuit for storing a calculation result from the first calculation circuit, wherein the calculation result is converted into position information of the current image signal by the second calculation circuit. A motion amount detecting device characterized in that a memory area in the memory circuit is determined and stored according to an integer part of a value obtained by dividing a numerical value based on a predetermined integer.

[0005]

The first arithmetic circuit calculates the image signal at the representative point one field or more before and the current image signal, and the calculation result is calculated by the second arithmetic circuit to the current image signal and the representative one field or more before. The memory area in the memory circuit is determined and stored according to the numerical value of the upper digit when the relative distance to the point is converted into a binary number, or the numerical value based on the position information signal of the current image signal is set to a predetermined value. The memory area is determined and stored according to the integer part of the value divided by an integer.

[0006]

1 is a block diagram of a motion amount detecting apparatus according to an embodiment of the present invention. 50 in the figure
Is an input circuit of the digitized television image signal,
Reference numeral 51 is a representative point memory circuit for storing the signal of the representative point of the image signal, 52 is a memory control circuit for controlling the representative point memory circuit 51, and 53 is a representative for designating the representative point to the representative point memory circuit 51. A point designation circuit 55 is a first arithmetic circuit I for arithmetically operating a signal read from the representative point memory circuit 51, which is a representative point signal one field or more before, and a current image signal coming from the input circuit 50. , 59 are arithmetic circuits
The first arithmetic circuit I is generated by the signal based on the arithmetic result of II61.
A switching circuit for switching the calculation result of 55, 63 is the first
A memory circuit for storing the calculation result of the calculation circuit I55, 6
Reference numeral 5 is a motion amount detection circuit for detecting the minimum value of the signal read from the memory circuit 63 based on the address signal from the arithmetic circuit II 61 to obtain the motion amount, and 67 is a system for comprehensively controlling the above circuit group. It is a control circuit.

The operation of this configuration will be described below. The digitized television image signal is input from the input circuit 50, the image corresponding to the position of the representative point designated by the representative point designating circuit 53 is written in the representative point memory circuit 51 by the memory control circuit 52, and the next field is written. Outputs the value to the arithmetic circuit I55. This arithmetic circuit I5
In 5, the relative distance between the current image signal coming from the input circuit 50 and the image signal one field before at the representative point is calculated by the calculation units (A) and (B), and the calculation result is the next stage switching circuit. It is supplied to 59. At the same time, the representative point designating circuit 53 supplies the arithmetic circuit II61 with the positional information corresponding to the representative point one field before supplied to the arithmetic circuit I55 and the positional information of the current image signal. The position information of the current image signal is read after being converted into a binary number, and a switching signal according to the upper digit values [1] and [0] of the binary number is supplied to the switching circuit 59, and this switching circuit 59 is supplied.
The calculation result of the first calculation circuit I55 by the memory circuit 6
It is supplied to one of the three memory areas M0 or M1 and stored in each of the memory areas based on an address signal. The information stored in these storage areas M0 and M1 is
The minimum value is detected by successive comparison, and the corresponding motion amount is obtained by reading the address.

FIG. 2A shows an example of the circuit configuration of the first arithmetic circuit I55 shown in FIG. 1. In FIG. 2, the signal of the representative point one field before coming from the terminal 69 and the signal coming from the terminal 70 come in from the terminal 69. The subtraction circuit 72 subtracts the current input image signal, and the absolute value of the difference signal is obtained by the absolute value circuit 74. The clip circuit 76 at the next stage reduces the absolute value to a predetermined number of bits. This first arithmetic circuit I5
It is necessary to obtain a plurality of absolute values 5 at the same time, as will be described later, and two units (computation units A and B) are provided for each unit.

FIG. 2B is a circuit configuration example of the second arithmetic circuit II61 also shown in FIG. 1, in which the current pixel number coming from the terminal 78 and the pixel number of the representative point coming from the terminal 79 are shown. Is subtracted by the subtraction circuit 81 to obtain a relative value, and the relative value is supplied to the allocator 83 at the next stage. In this allocator 83,
Incoming relative values are converted into binary numbers and processed,
A control signal for determining the memory area (M0, M1) in the memory circuit 59 is output according to the numerical value (1, 0) of the upper digit. Then, this second arithmetic circuit II6
Similarly to the first arithmetic circuit I55, two units of 1 are provided.

FIG. 3 is a diagram showing the positional relationship and the detection range of the representative points designated by the representative point designating circuit 53 shown in FIG. 1. In the figure, representative points D0, D1, D2 are shown on a predetermined horizontal line.
And the representative points D0,
Eight comparison points are provided in the negative direction of D1 and D2 in the horizontal scanning direction, and seven comparison points are provided in the positive direction. In the comparison range of the representative point D0, a total of 16 locations W00 to W015, the representative point D
The comparison range of 1 has 16 positions of W10 to W115 in total, and the comparison range of the representative point D2 has 1 of W20 to W215 in total.
Six locations are set respectively.

FIG. 4 shows the memory address in the detection memory circuit 59. In the figure, the comparison points are provided in correspondence with the pixel numbers in the horizontal scanning direction, corresponding to pixel number [5] [W00], pixel number [6] [W01], pixel Corresponding to the number [7] [W02] ...
... are set sequentially. In addition, each representative point D0 (W0
8), D1 (W18), and D2 (W28) on the minus side, the relative distances of [-1] to [-8] are set, and on the plus side, the relative distances of [1] to [7] are set. ing.
Although this relative distance is shown in a decimal system for convenience of explanation, it is actually converted into a binary number and processed as shown in the left column. Then, the allocator 83 of the second arithmetic circuit II61 outputs the arithmetic result of the second arithmetic circuit II61 to the memory area M0 according to the numerical value (1,0) of the most significant digit of the relative distance represented by a binary number. It is configured such that it is sorted into M1 or M1 and stored.

FIG. 5 is a diagram showing a memory area in the detecting circuit 59. Referring to FIG. 5 as well, the numerical value of the most significant digit of the relative distance indicated by a binary number in the minus direction from each representative point. Focusing on, all are represented by [1]. If the value of the most significant digit is [1], the memory area M1
To be remembered. On the contrary, the numerical value of the most significant digit of the relative distance in the plus direction from each representative point is all represented by [0]. If the value is [0], it is stored in the memory area M0. Then, the memory area is determined based on this rule, and as the calculation result, the cumulative value is sequentially stored in the corresponding address (0 to 7) in each memory area. As for the accumulation to this address, as described above, the lower 3 bits of the 4 bits are applied for the address signal. As a result, the relative distance [0] in the plus direction to the address [0], the relative distance [1] to the address [1], ..., And the relative distance [-8] in the minus direction to the address [0], -7] is sequentially accumulated corresponding to the address [1]. When the accumulation to each address is completed, the arithmetic circuit II6
Based on the address signal from 1, the cumulative value in each address is read out to the motion amount detection circuit 65 in the next stage, where the cumulative values are sequentially compared and the minimum value is detected. The values within each address of the new heavy rain are sequentially compared and the minimum value is detected. For example,
When the cumulative value of the address [0] of the memory area M0 is the minimum, the representative points [W08], [W18], [W28]
Is considered to have not moved. When the cumulative value of the address [3] of the memory area M0 is the minimum, the representative points are [W011], [W11], and [W211], respectively.
It is considered that there was a movement amount within this range after moving to the position of. When this minimum value is detected, as described above, the address in which the minimum value is stored and the relative position are associated with each other in advance, and the amount of movement is obtained by reading this address. Finally, the amount of movement is supplied to a known image correction circuit (not shown) to correct the screen shake.

Therefore, according to the above-described embodiment, the relative comparison distance is converted into a binary number and the value of the most significant digit is detected to determine the memory area. Compared with the method of detecting the numerical value of, the control becomes simpler without the need for complicated allocation of the memory area. Further, since the lower digit is used as a common address for each memory area, the control is easy in this respect as well, which leads to downsizing of the circuit scale. Although the representative point interval value is set to [8] in this embodiment, it is not limited to this and may be increased or decreased as necessary. Further, in the present embodiment, the memory area is determined by detecting only the most significant digit, but the interval between the representative points is narrowed or the detection range centered on each representative point is widened, and If it is difficult to allocate the memory area only with the numerical value of the upper digit, the lower digit may be sequentially used.

FIG. 6 is a view corresponding to FIG. 3, and shows another embodiment of the method for determining the relative distance. Similar to the above embodiment, the representative points D0,
The intervals D1 and D2 are set at 8 equal intervals, and the comparison points [W00] to [W015] and [W10] to [W115] in the horizontal direction are compared.
And [W20] to [W215], respectively, [0] to
The relative distance of [15] is set.

FIG. 7 is a view corresponding to FIG. 4, and in the figure, corresponding to the relative distances [0] to [15], an integer of a value obtained by dividing the relative distance by a predetermined integer is shown on the left side of the same column. ing. Taking the case of the relative distance [1] as an example, 1 (relative distance) / 8
The quotient of (predetermined integer) is 0.12, and its integer part is [0]. Similarly, the integer part of the range up to the relative distance [7] is indicated by [0], and the relative distances [8] to [1]
In the range of [5], the integer part is represented by [1].
In the present embodiment, the value of the integer part is detected and the memory area is determined according to this value. When the integer part is [0], it is stored in the memory region M0, and when the integer part is [1], it is stored in the memory region M1. Then, the accumulation of the calculation result to each address is performed by the relative distance [0] to
[7] is sequentially associated with address [0] to [7], and relative distances [8] to [15] are assigned from addresses [0] to [7].
It has accumulated corresponding to. In the case of the present embodiment as well, similar to the above-described embodiments, it is not necessary to allocate memory areas intricately, and the control becomes simple. Further, in the present embodiment, the case where the integer to be divided is "8" is illustrated, but the present invention is not limited to this and other integers may be used. For the sake of convenience of description, both of the above-described embodiments have been described as having the configuration in which the representative points are provided only in the horizontal direction, but actually, the comparison points are provided in the vertical direction as in the horizontal direction. Also, regarding the representative points, in both of the above-mentioned embodiments, three representative points are provided in one direction, but it goes without saying that the number can be increased if necessary.

[0016]

According to the present invention, it is not necessary to distribute the calculation result based on the image signal to the memory area in the memory circuit in a complicated manner, and the control is facilitated and the circuit is downsized. .

[Brief description of drawings]

FIG. 1 is a block diagram of a motion amount detecting device according to an embodiment of the present invention.

FIG. 2A is a diagram showing a circuit configuration example of an arithmetic circuit I. FIG. 3B is a diagram showing a circuit configuration example of the arithmetic circuit II.

FIG. 3 is a diagram showing a positional relationship and a detection range of representative points designated by a representative point designation circuit.

FIG. 4 is a diagram showing memory addresses in a detection memory circuit.

FIG. 5 is a diagram showing a memory area in a detection memory circuit.

FIG. 6 is a diagram showing a positional relationship and a detection range of representative points designated by a representative point designation circuit according to another embodiment.

FIG. 7 is a diagram showing memory addresses in a detection memory circuit according to another embodiment.

FIG. 8 is a block diagram of a conventional motion amount detecting device.

FIG. 9 is an arrangement diagram of representative points of a conventional motion amount detecting device.

[Explanation of symbols]

 50 input circuit 51 representative point memory circuit 52 representative point designation circuit 55 arithmetic circuit I 61 arithmetic circuit II 63 memory circuit 65 motion amount detection circuit 67 system control circuit 81 subtraction circuit 83 allocator

─────────────────────────────────────────────────── ───

[Procedure amendment]

[Submission date] May 19, 1993

[Procedure Amendment 1]

[Document name to be amended] Statement

[Name of item to be corrected] Claim 2

[Correction method] Change

[Correction content]

[Procedure Amendment 2]

[Document name to be amended] Statement

[Name of item to be amended] Detailed explanation of the invention

[Correction method] Change

[Correction content]

Detailed Description of the Invention

[0001]

BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a motion amount detecting device for detecting image shake, which is used in cameras and the like which are becoming smaller. [0002]

2. Description of the Related Art FIG. 8 is a block diagram of a conventional motion amount detecting device disclosed in Japanese Patent Application Laid-Open No. 1-269371, where 1 is a television image signal input circuit and 2 is a signal of a representative point in the image signal. A representative point memory circuit for storing, 3 is a memory control circuit I for controlling the representative point memory circuit 2, and 4 is a read signal from the representative point memory circuit 2 which is a representative point signal one field or more before and a current image signal. An arithmetic circuit for arithmetically operating the output signal of a certain input circuit 1, 5 is a detection memory circuit for storing the output signal of the arithmetic circuit 4, 6 is a memory control circuit II for controlling the detection memory circuit 5, and 7 is from the detection memory circuit 5. A motion amount calculation circuit for obtaining a motion amount using the read signal of 8; a representative point designating circuit for deciding the position of the representative point to be stored in the representative point memory circuit 2; That the arithmetic control circuit, 10 is a system control circuit for comprehensively controlling the circuit group of said. Then, the following operation is performed. A television image signal is input from the input circuit 1, an image signal corresponding to the position of the representative point designated by the representative point designating circuit 8 is written in the representative point memory circuit 2 by the memory control circuit 13, and the image signal is written in the next frame. Output the value. Then, the arithmetic circuit 4 calculates the current image and the image one frame before at the representative point, and the result is written in the detection memory circuit 5 by the memory control circuit II6. At this time, when the positional relationship between the image signal and the representative point is the same, they are added to the same memory and read after the completion of all calculations, and the motion amount calculation circuit 7 uses the output signal to calculate the motion amount.

[0003]

Here, in the representative point designating circuit 8 and the arithmetic control circuit 9 of the device, as shown in FIG. 9, four representative points P0, P1, P2 and P3 are arranged at equal intervals of 17. The horizontal axis indicates the detection range from each representative point.
There are 32 each. The memory area is determined according to the number of remainders obtained by dividing the relative distance between each representative point one field before and the current detection point of the image signal by the number of representative point intervals. Therefore, since the divided area is defined according to the numerical value on the lower side (residual number), even if the pixels at adjacent detection points are continuous, the numerical value on the lower side (residual number) is not the same, There is a problem in that it is necessary to change the memory area intricately, the control becomes complicated, and the circuit scale becomes large. Therefore, it is an object of the present invention to provide a device that eliminates the above-mentioned drawbacks.

[0004]

SUMMARY OF THE INVENTION The present invention is to provide the following devices 1) and 2) in order to achieve the above object. That is, 1) at least an input circuit for inputting a digitized image signal, a representative point designating circuit for designating a plurality of representative points in one field area, and an image signal of the representative point one field or more before. Representative point memory circuit, first computing circuit for computing the image signal of the representative point one field or more before and the current image signal, and a position corresponding to the image signal of the representative point and the current image signal A second arithmetic circuit for arithmetic operation with information and a memory circuit for storing the arithmetic result from the first arithmetic circuit, and the arithmetic result by the second arithmetic circuit for the current image signal and one field A motion amount detecting device characterized in that a memory area in the memory circuit is determined and stored according to a numerical value of an upper digit when the relative distance from the preceding representative point is converted into a binary number. 2) At least an input circuit for inputting a digitized image signal, a representative point designating circuit for designating a plurality of representative points in one field area, and a representative point for storing the image signal of the representative point one field or more before. A memory circuit; a first arithmetic circuit for arithmetically operating the image signal at the representative point one field or more before and the current image signal; and position information corresponding to the image signal at the representative point and the current image signal. And a memory circuit for storing a calculation result from the first calculation circuit, wherein the calculation result is converted into position information of the current image signal by the second calculation circuit. A motion amount detecting device characterized in that a memory area in the memory circuit is determined and stored according to an integer part of a value obtained by dividing a numerical value based on a predetermined integer.

[0005]

The first arithmetic circuit calculates the image signal at the representative point one field or more before and the current image signal, and the calculation result is calculated by the second arithmetic circuit to the current image signal and the representative one field or more before. The memory area in the memory circuit is determined and stored according to the numerical value of the upper digit when the relative distance to the point is converted into a binary number, or the numerical value based on the position information signal of the current image signal is set to a predetermined value. The memory area is determined and stored according to the integer part of the value divided by an integer.

[0006]

1 is a block diagram of a motion amount detecting apparatus according to an embodiment of the present invention. 50 in the figure
Is an input circuit of the digitized television image signal,
Reference numeral 51 is a representative point memory circuit for storing the signal of the representative point of the image signal, 52 is a memory control circuit for controlling the representative point memory circuit 51, and 53 is a representative for designating the representative point to the representative point memory circuit 51. A point designation circuit 55 is a first arithmetic circuit I for arithmetically operating a signal read from the representative point memory circuit 51, which is a representative point signal one field or more before, and a current image signal coming from the input circuit 50. , 59 is a switching circuit for switching the calculation result of the first calculation circuit I55 by a signal based on the calculation result of the calculation circuit II61, 63 is a memory circuit for storing the calculation result of the first calculation circuit I55,
Reference numeral 65 is a motion amount detection circuit for detecting the minimum value of the signal read from the memory circuit 63 based on the address signal from the arithmetic circuit II 61 to obtain the motion amount, and 67 is a system for comprehensively controlling the above circuit groups. It is a control circuit.

The operation of this configuration will be described below. The digitized television image signal is input from the input circuit 50, the image corresponding to the position of the representative point designated by the representative point designating circuit 53 is written in the representative point memory circuit 51 by the memory control circuit 52, and the next field is written. Outputs the value to the arithmetic circuit I55. This arithmetic circuit I5
In 5, the relative distance between the current image signal coming from the input circuit 50 and the image signal one field before at the representative point is calculated by the calculation units (A) and (B), and the calculation result is the next stage switching circuit. It is supplied to 59. At the same time, the representative point designating circuit 53 supplies the arithmetic circuit II61 with the positional information corresponding to the representative point one field before supplied to the arithmetic circuit I55 and the positional information of the current image signal. The position information of the current image signal is converted into a binary number and read, and a switching signal corresponding to the numerical values [1] and [0] of the upper digit of the binary number is supplied to the switching circuit 59. The calculation result of the first calculation circuit I55 is supplied to either the memory area M0 or M1 of the memory circuit 63 and stored in each of the memory areas based on the address signal. The information stored in the storage areas M0 and M1 is sequentially compared to detect the minimum value, and the corresponding movement amount is obtained by reading the address.

FIG. 2A shows an example of the circuit configuration of the first arithmetic circuit I55 shown in FIG. 1. In FIG. 2, the signal of the representative point one field before coming from the terminal 69 and the signal coming from the terminal 70 come in from the terminal 69. The subtraction circuit 72 subtracts the current input image signal, and the absolute value of the difference signal is obtained by the absolute value circuit 74. The clip circuit 76 at the next stage reduces the absolute value to a predetermined number of bits. This first arithmetic circuit I5
It is necessary to obtain a plurality of absolute values 5 at the same time, as will be described later, and two units (computation units A and B) are provided for each unit.

FIG. 2B is a circuit configuration example of the second arithmetic circuit II61 also shown in FIG. 1, in which the current pixel number coming from the terminal 78 and the pixel number of the representative point coming from the terminal 79 are shown. Is subtracted by the subtraction circuit 81 to obtain a relative value, and the relative value is supplied to the allocator 83 at the next stage. In this allocator 83,
Incoming relative values are converted into binary numbers and processed,
The control signal for determining the memory area (M0, M1) in the memory circuit 59 is output according to the numerical value (1, 0) of the upper digit. Then, the second arithmetic circuit I
Similarly to the first arithmetic circuit I55, two I61 are provided.

FIG. 3 is a diagram showing the positional relationship and the detection range of the representative points designated by the representative point designating circuit 53 shown in FIG. 1. In the figure, representative points D0, D1, D2 are shown on a predetermined horizontal line.
And the representative points D0,
Eight comparison points are provided in the negative direction of D1 and D2 in the horizontal scanning direction, and seven comparison points are provided in the positive direction. In the comparison range of the representative point D0, a total of 16 locations W00 to W015, the representative point D
The comparison range of 1 has 16 positions of W10 to W115 in total, and the comparison range of the representative point D2 has 1 of W20 to W215 in total.
Six locations are set respectively.

FIG. 4 shows the memory address in the detection memory circuit 59. In the figure, the comparison points are provided in correspondence with the pixel numbers in the horizontal scanning direction, corresponding to pixel number [5] [W00], pixel number [6] [W01], pixel Corresponding to the number [7] [W02] ...
... are set sequentially. In addition, each representative point D0 (W0
8), D1 (W18), and D2 (W28) on the minus side, the relative distances of [-1] to [-8] are set, and on the plus side, the relative distances of [1] to [7] are set. ing.
Although this relative distance is shown in a decimal system for convenience of explanation, it is actually converted into a binary number and processed as shown in the left column. Then, the allocator 83 of the second arithmetic circuit II61 outputs the arithmetic result of the second arithmetic circuit II61 to the memory area M0 according to the numerical value (1,0) of the most significant digit of the relative distance represented by a binary number. It is configured such that it is sorted into M1 or M1 and stored.

FIG. 5 is a diagram showing a memory area in the detecting circuit 59. Referring to FIG. 5 as well, the numerical value of the most significant digit of the relative distance indicated by a binary number in the minus direction from each representative point. Focusing on, all are represented by [1]. If the value of the most significant digit is [1], the memory area M1
To be remembered. On the contrary, the numerical value of the most significant digit of the relative distance in the plus direction from each representative point is all represented by [0]. If the value is [0], it is stored in the memory area M0. Then, the memory area is determined based on this rule, and as the calculation result, the cumulative value is sequentially stored in the corresponding address (0 to 7) in each memory area. As for the accumulation to this address, as described above, the lower 3 bits of the 4 bits are applied for the address signal. As a result, the relative distance [0] in the plus direction to the address [0], the relative distance [1] to the address [1], ..., And the relative distance [-8] in the minus direction to the address [0], -7] is sequentially accumulated corresponding to the address [1]. When the accumulation to each address is completed, the arithmetic circuit II6
Based on the address signal from 1, the cumulative value in each address is read out to the motion amount detection circuit 65 in the next stage, where the cumulative values are sequentially compared and the minimum value is detected. The values within each address of the new heavy rain are sequentially compared and the minimum value is detected. For example,
When the cumulative value of the address [0] of the memory area M0 is the minimum, the representative points [W08], [W18], [W28]
Is considered to have not moved. When the cumulative value of the address [3] of the memory area M0 is the minimum, the representative points are [W011], [W11], and [W211], respectively.
It is considered that there was a movement amount within this range after moving to the position of. When this minimum value is detected, as described above, the address in which the minimum value is stored and the relative position are associated with each other in advance, and the amount of movement is obtained by reading this address. Finally, the amount of movement is supplied to a known image correction circuit (not shown) to correct the screen shake.

Therefore, according to the above-described embodiment, the relative comparison distance is converted into a binary number and the value of the most significant digit is detected to determine the memory area. Compared with the method of detecting the numerical value of, the control becomes simpler without the need for complicated allocation of the memory area. Further, since the lower digit is used as a common address for each memory area, the control is easy in this respect as well, which leads to downsizing of the circuit scale. Although the representative point interval value is set to [8] in this embodiment, it is not limited to this and may be increased or decreased as necessary. Further, in the present embodiment, the memory area is determined by detecting only the most significant digit, but the interval between the representative points is narrowed or the detection range centered on each representative point is widened, and If it is difficult to allocate the memory area only with the numerical value of the upper digit, the lower digit may be sequentially used.

FIG. 6 is a view corresponding to FIG. 3, and shows another embodiment of the method for determining the relative distance. Similar to the above embodiment, the representative points D0,
The intervals D1 and D2 are set at 8 equal intervals, and the comparison points [W00] to [W015] and [W10] to [W115] in the horizontal direction are compared.
And [W20] to [W215], respectively, [0] to
The relative distance of [15] is set.

FIG. 7 is a view corresponding to FIG. 4, and in the figure, corresponding to the relative distances [0] to [15], an integer of a value obtained by dividing the relative distance by a predetermined integer is shown on the left side of the same column. ing. Taking the case of the relative distance [1] as an example, 1 (relative distance) / 8
The quotient of (predetermined integer) is 0.12, and its integer part is [0]. Similarly, the integer part of the range up to the relative distance [7] is indicated by [0], and the relative distances [8] to [1]
In the range of [5], the integer part is represented by [1].
In the present embodiment, the value of the integer part is detected and the memory area is determined according to this value. When the integer part is [0], it is stored in the memory region M0, and when the integer part is [1], it is stored in the memory region M1. Then, the accumulation of the calculation result to each address is performed by the relative distance [0] to
[7] is sequentially associated with address [0] to [7], and relative distances [8] to [15] are assigned from addresses [0] to [7].
It has accumulated corresponding to. In the case of the present embodiment as well, similar to the above-described embodiments, it is not necessary to allocate memory areas intricately, and the control becomes simple. Further, in the present embodiment, the case where the integer to be divided is "8" is illustrated, but the present invention is not limited to this and other integers may be used. For the sake of convenience of description, both of the above-described embodiments have been described as having the configuration in which the representative points are provided only in the horizontal direction, but actually, the comparison points are provided in the vertical direction as in the horizontal direction. Also, regarding the representative points, in both of the above-mentioned embodiments, three representative points are provided in one direction, but it goes without saying that the number can be increased if necessary.

[0016]

According to the present invention, it is not necessary to distribute the calculation result based on the image signal to the memory area in the memory circuit in a complicated manner, and the control is facilitated and the circuit is downsized. .

 ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Kenji Matsuoka 3-12 Moriya-cho, Kanagawa-ku, Yokohama, Kanagawa Japan Victor Company of Japan, Ltd.

Claims (2)

[Claims] 1. An input circuit for inputting at least a digitized image signal, a representative point designating circuit for designating a plurality of representative points in one field area, and an image signal of the representative point one field or more before. Representative point memory circuit,
A first arithmetic circuit for calculating an image signal of a representative point one field or more before and a current image signal; and a first arithmetic circuit for calculating an image signal of the representative point and position information corresponding to the current image signal. 2 arithmetic circuit, and a memory circuit for storing the arithmetic result from the first arithmetic circuit, and the arithmetic result by the second arithmetic circuit and the current image signal and the 1
A motion amount detecting device characterized in that the memory area in the memory circuit is determined and stored in accordance with the numerical value of the upper digit when the relative distance from the representative point before the field is converted into a binary number. . 2. An input circuit for inputting at least a digitized image signal, a representative point designating circuit for designating a plurality of representative points in one field area, and an image signal of the representative point one field or more before. Representative point memory circuit,
A first arithmetic circuit for calculating an image signal of a representative point one field or more before and a current image signal; and a first arithmetic circuit for calculating an image signal of the representative point and position information corresponding to the current image signal. A second arithmetic circuit, and a memory circuit for storing the arithmetic result from the first arithmetic circuit, and the arithmetic result is predetermined by the second arithmetic circuit based on the position information of the current image signal. A motion amount detecting device having a configuration in which a memory area in the memory circuit is determined and stored in accordance with an integer part of a value divided by the integer.