JPH0480592B2 - - Google Patents

Info

Publication number
JPH0480592B2
JPH0480592B2 JP58250783A JP25078383A JPH0480592B2 JP H0480592 B2 JPH0480592 B2 JP H0480592B2 JP 58250783 A JP58250783 A JP 58250783A JP 25078383 A JP25078383 A JP 25078383A JP H0480592 B2 JPH0480592 B2 JP H0480592B2
Authority
JP
Japan
Prior art keywords
scanning
line
supplied
scanning line
signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58250783A
Other languages
Japanese (ja)
Other versions
JPS60140989A (en
Inventor
Satoshi Shimada
Juji Watanabe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP58250783A priority Critical patent/JPS60140989A/en
Publication of JPS60140989A publication Critical patent/JPS60140989A/en
Publication of JPH0480592B2 publication Critical patent/JPH0480592B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Television Systems (AREA)

Description

【発明の詳細な説明】 産業上の利用分野 本発明は、例えば走査線数1125本のいわゆる高
精細度テレビを、525本のNTSC方式の装置で受
像する場合に使用される走査線変換装置に関す
る。
DETAILED DESCRIPTION OF THE INVENTION Field of Industrial Application The present invention relates to a scanning line conversion device used when, for example, a so-called high-definition television with 1125 scanning lines is received by an NTSC system device with 525 scanning lines. .

背景技術とその問題点 いわゆる高精細度テレビが提案されている。こ
のテレビでは走査線数が1125本と多く、また縦横
比も3:5と、従来のNTSC等の方式と異なつて
いる。このためこのようなテレビを受像するため
には専用の新な装置が必要である。
BACKGROUND TECHNOLOGY AND PROBLEMS So-called high-definition televisions have been proposed. This television has a large number of scanning lines, 1125, and an aspect ratio of 3:5, which is different from conventional systems such as NTSC. Therefore, in order to receive such television images, a new dedicated device is required.

しかしながらこのような高精細度テレビを受像
するための装置は極めて高価になることが予想さ
れる。そこで高精細度テレビを、従来のNTSC等
の方式の装置で受像できるように走査線を変換す
ることが考えられた。このようにすれば、画面は
高精細度ではなくなるが、番組を鑑賞することは
できる。
However, it is expected that equipment for receiving such high-definition television will be extremely expensive. Therefore, it was considered to convert the scanning lines of high-definition television so that it could be received by devices using conventional systems such as NTSC. If you do this, the screen will not have high definition, but you will still be able to watch the program.

すなわち、例えば高精細度テレビにおいて、
1125本の走査線中、映像信号は1045本あるいは
1085本である。一方NTSC方式では525本中480本
である。そこで走査線数を、 480/1045=1/2.18,480/1085=1/2.26 の比率で変換すれば、高精細度テレビの映像を
NTSC方式の装置で見ることができる。
That is, for example, in high-definition television,
Of the 1125 scanning lines, the video signal is 1045 or
There are 1085 pieces. On the other hand, in the NTSC system, it is 480 out of 525. Therefore, by converting the number of scanning lines at the ratio of 480/1045 = 1/2.18, 480/1085 = 1/2.26, you can convert high-definition TV images.
It can be viewed on an NTSC system.

その場合に、フレームメモリを使用すれば、上
述の1/2.18,1/2.26の演算は可能である。しかし
ながら高精細度テレビ用の高速フレームメモリは
極めて高価であり、一般の家庭で使用される受像
機には適当ではない。
In that case, if a frame memory is used, the above-mentioned calculations of 1/2.18 and 1/2.26 are possible. However, high-speed frame memories for high-definition televisions are extremely expensive and are not suitable for television receivers used in ordinary homes.

発明の目的 本発明はこのような点にかんがみ、簡単な構成
で走査線の変換が行われるようにするものであ
る。
OBJECTS OF THE INVENTION In view of these points, the present invention is intended to perform scanning line conversion with a simple configuration.

発明の概要 本発明は、第1〜第4のラインメモリと、それ
ぞれ信号を1/8,7/8,3/8,5/8のレベルに変換す
る第1〜第4のレベル変換器と、加算器とからな
り、走査線数を1/2.5に変換するようにした走査
線変換装置であつて、これによれば簡単な構成で
走査線の変換を行うことができる。
Summary of the Invention The present invention includes first to fourth line memories, and first to fourth level converters that convert signals to levels of 1/8, 7/8, 3/8, and 5/8, respectively. , an adder, and converts the number of scanning lines to 1/2.5. According to this scanning line conversion device, scanning line conversion can be performed with a simple configuration.

実施例 第1図において、アンテナ1からの高精細度の
テレビ信号がチユーナ2で受信され、コンポジツ
トの信号とされる。
Embodiment In FIG. 1, a high-definition television signal from an antenna 1 is received by a tuner 2 and converted into a composite signal.

この信号が動作を後述するスイツチ3,4に供
給される。このスイツチ3,4からの信号がそれ
ぞれラインメモリ5,6,7,8に供給される。
このラインメモリ5〜8からの信号がそれぞれ7/
8,1/8,3/8,5/8のレベル変換器9,10,1
1,12に供給される。このレベル変換器9,1
0からの信号が加算器13に供給され、レベル変
換器11,12からの信号が加算器14に供給さ
れる。この加算器13,14からの信号が動作を
後述するスイツチ15に供給される。このスイツ
チ15からの信号が加算器16を通じて受像機1
7に供給される。
This signal is supplied to switches 3 and 4, the operation of which will be described later. Signals from the switches 3 and 4 are supplied to line memories 5, 6, 7 and 8, respectively.
The signals from these line memories 5 to 8 are 7/
8, 1/8, 3/8, 5/8 level converter 9, 10, 1
1 and 12. This level converter 9,1
The signal from level converter 11 and 12 is fed to adder 14. Signals from the adders 13 and 14 are supplied to a switch 15 whose operation will be described later. The signal from this switch 15 passes through an adder 16 to the receiver 1.
7.

またチユーナ2からの信号が同期分離回路21
に供給されて同期信号が分離される。この分離さ
れた同期信号がフイールド判別回路22に供給さ
れる。この判別信号と同期信号とがスイツチ制御
回路23に供給される。
Also, the signal from tuner 2 is sent to synchronous separation circuit 21.
and the synchronization signal is separated. This separated synchronization signal is supplied to the field discrimination circuit 22. This discrimination signal and synchronization signal are supplied to the switch control circuit 23.

ここで制御回路23からは、まず奇数フイール
ドにおいて、第1走査線1oの期間にスイツチ3
が上側に接続されスイツチ4が中立にされ、第2
走査線2oの期間にスイツチ3が下側に接続され
スイツチ4が中立にされ、第3走査線3oの期間
にスイツチ3が中立にされスイツチ4が上側に接
続され、第4走査線4oの期間にスイツチ3が中
立にされスイツチ4が下側に接続され、第5走査
線5oの期間にスイツチ3,4が中立にされる制
御信号が形成され、以下走査線の5本ごとにこの
動作が繰り返えされる。
Here, the control circuit 23 first sends the switch 3 in the period of the first scanning line 1o in the odd field.
is connected to the upper side, switch 4 is set to neutral, and the second
During the period of the scanning line 2o, the switch 3 is connected to the lower side and the switch 4 is set to the neutral position, and during the period of the third scanning line 3o, the switch 3 is set to the neutral position and the switch 4 is connected to the upper side, and the switch 3 is connected to the upper side during the period of the fourth scanning line 4o. Switch 3 is set to neutral and switch 4 is connected to the lower side, and a control signal is generated to set switches 3 and 4 to neutral during the period of the fifth scanning line 5o.This operation is performed every five scanning lines thereafter. repeated.

また偶数フイールドにおいては、第1走査線1
eの期間にスイツチ3が下側に接続されスイツチ
4が中立にされ、第2走査線2eの期間にスイツ
チ3が上側に接続されスイツチ4が中立にされ、
第3走査線3eの期間にスイツチ3,4が中立に
され、第4走査線4eの期間にスイツチ3が中立
にされスイツチ4が下側に接続され、第5走査線
5eの期間にスイツチ3が中立にされスイツチ4
が上側に接続される制御信号が形成され、以下走
査線の5本ごとにこの動作が繰り返えされる。
In the even field, the first scanning line 1
During the period e, switch 3 is connected to the lower side and switch 4 is set to neutral; during the period of second scanning line 2e, switch 3 is connected to the upper side and switch 4 is set to neutral;
Switches 3 and 4 are set to neutral during the period of the third scanning line 3e, switch 3 is set to neutral and switch 4 is connected to the lower side during the period of the fourth scanning line 4e, and switch 3 is set to the neutral position during the period of the fifth scanning line 5e. becomes neutral and switch 4
A control signal is formed in which the upper side is connected to the upper side, and this operation is repeated for every five scanning lines.

さらに奇数フイールドにおいて、第2走査線2
oの期間の終了後にメモリ5,6が読み出されそ
れぞれ1/8,7/8にレベル変換された信号が加算器
13で加算され、第4走査線4oの期間の終了後
にメモリ7,8が読み出されそれぞれ3/8,5/8に
レベル変換された信号が加算器14で加算され、
以下走査線の5本ごとにこの動作が繰り返えされ
る。
Furthermore, in the odd field, the second scanning line 2
After the end of the period of the fourth scanning line 4o, the memories 5 and 6 are read out, and the signals whose levels have been converted to 1/8 and 7/8, respectively, are added by the adder 13. are read out and the signals whose levels are converted to 3/8 and 5/8 are added by an adder 14,
This operation is repeated for every five scanning lines.

また偶数フイールドにおいては、第2走査線2
eの期間の終了後にメモリ5,6が読み出されそ
れぞれ1/8,7/8にレベル変換された信号が加算器
13で加算され、第5走査線5eの期間の終了後
にメモリ7,8が読み出されそれぞれ3/8,5/8に
レベル変換された信号が加算器14で加算され、
以下走査線の5本ごとにこの動作が繰り返えされ
る。
In the even field, the second scanning line 2
After the end of the period e, the memories 5 and 6 are read out, and the signals whose levels have been converted to 1/8 and 7/8, respectively, are added by the adder 13, and after the end of the period of the fifth scanning line 5e, the signals are read out from the memories 7 and 8. are read out and the signals whose levels are converted to 3/8 and 5/8 are added by an adder 14,
This operation is repeated for every five scanning lines.

従つて加算器13,14からは、第2図に破線
で示す位置に相当する信号が形成されて取り出さ
れる。なおこれらの位置は1:2のインターレー
スが保たれている。また実際にはそれぞれ下側の
走査線より後でなければ信号は形成されないか
ら、それぞれ例えば一走査期間後の一点鎖線の位
置に取り出される。
Therefore, signals corresponding to the positions indicated by broken lines in FIG. 2 are formed and taken out from the adders 13 and 14. Note that 1:2 interlacing is maintained at these positions. Furthermore, since the signals are actually not formed until after the lower scanning line, they are respectively extracted at the positions indicated by the dashed-dotted lines after one scanning period, for example.

そしてこの信号が取り出される期間に合せてス
イツチ15が切換られる。
The switch 15 is then switched in accordance with the period during which this signal is extracted.

これによつて走査線数が1/2.5になる。すなわ
ち1085本は434本に、1045本は418本になると共
に、それぞれ1:2のインターレースの保たれた
信号が形成される。
This reduces the number of scanning lines to 1/2.5. That is, 1085 lines become 434 lines, 1045 lines become 418 lines, and signals with 1:2 interlacing maintained are formed.

また水平周期は、高精細度テレビの約30μsecが
2.5倍されて約74μsecになる。一方NTSC方式で
は約63.5μsecである。従つて水平同期信号の位置
が変化する。そこで図中に示すように分離された
同期信号を同期信号形成回路24に供給し、所望
の同期信号を形成して加算器16で出力信号に加
算する。なおメモリ5〜8で同期信号まで含めて
処理している場合には無くてもよい。
In addition, the horizontal period is approximately 30 μsec for high-definition television.
It is multiplied by 2.5 and becomes approximately 74μsec. On the other hand, in the NTSC system, it is approximately 63.5 μsec. Therefore, the position of the horizontal synchronization signal changes. Therefore, as shown in the figure, the separated synchronization signal is supplied to a synchronization signal forming circuit 24 to form a desired synchronization signal and added to the output signal by an adder 16. Note that this may be omitted if the memories 5 to 8 process the synchronization signal as well.

また受像機17においては74μsec周期が引き込
めるように、水平走査発振の許容を若干広くする
必要があるが、一般に在来の受像機でもこの程度
の許容範囲はある。なお垂直方向の走査振幅を、
走査線密度が等しくなるように若干狭くする。
In addition, in the receiver 17, it is necessary to slightly widen the horizontal scanning oscillation tolerance so that the period of 74 μsec can be reduced, but conventional receivers generally have this tolerance range. Note that the scanning amplitude in the vertical direction is
Make it slightly narrower so that the scanning line density is equal.

さらに高精細度テレビの画面の縦横比は3:5
であり、NTSC方式での3:4と異つている。し
かしながら上述の例において走査線数が例えば
418本になつている場合には、走査線密度を等し
くすることで縦の長さが418/480になつている。
このため 480/418×4/3×3/5≒0.919 で、約92%の映像は見られることになる。
Furthermore, the aspect ratio of a high-definition TV screen is 3:5.
This is different from 3:4 in the NTSC system. However, in the above example, the number of scan lines is e.g.
If there are 418 lines, the vertical length becomes 418/480 by making the scanning line density the same.
Therefore, 480/418 x 4/3 x 3/5 = 0.919, and approximately 92% of the video can be viewed.

こうして走査線の変換が行われるわけである
が、この装置によればラインメモリを使用し、高
価なフレームメモリ等を用いないので、全体を極
めて安価に作ることができる。
This is how scanning line conversion is performed, and since this device uses a line memory and does not use an expensive frame memory, the entire device can be manufactured at an extremely low cost.

また奇数フイールド、偶数フイールドにおいて
常に同じ回路を信号が通過するので、画面の安定
性が極めて良い。
Also, since signals always pass through the same circuit in odd and even fields, the screen is extremely stable.

すなわち同じ1/2.5の変換であつても、例えば
奇数フイールドで第1走査線1oを直接出力し、
第3、第4走査線30,4oをそれぞれ1/2のレベ
ルで加算して取り出すようにした場合に、1:2
のインターレースを行うためには、偶数フイール
ドで第1走査線1eの1/4と第2走査線2eの3/4
を加算して取り出し、第4走査線4eの3/4と第5
走査線5eの1/4を加算して取り出すことになり、
奇数フイールドと偶数フイールドとで異なるレベ
ル変換器を通ることになる。そしてこのように異
なる回路を通した場合には、レベル調整等が困難
であり、フリツカー等の画面劣化が生じ易い。
In other words, even with the same 1/2.5 conversion, for example, the first scanning line 1o is directly output in an odd field,
When the third and fourth scanning lines 3 0 and 4 o are added and extracted at a level of 1/2, 1:2
In order to interlace 1/4 of the first scan line 1e and 3/4 of the second scan line 2e in an even field,
are added and taken out, and 3/4 of the fourth scanning line 4e and the fifth
1/4 of scanning line 5e will be added and extracted,
The odd and even fields pass through different level converters. When the signals are passed through different circuits in this way, it is difficult to adjust the level, etc., and screen deterioration such as flicker is likely to occur.

なおラインメモリ5〜8はアナログ処理の場合
に例えばCCDが使用できる。その場合の書込・
読出クロツクは、NTSC方式の一走査線の画素数
が、 480×4/3=640 として、書込クロツクは高精細度テレビの水平周
波数33.75kHzの640倍の21.6MHz、読出クロツク
はNTSC方式の水平周波数15.75kHzの640倍の約
10.08MHzとする。ただしこれらは同期信号から
同期信号の間の全体を640画素とした場合で、実
際は有効画面及びその92%について行うから、若
干高くなる。
Note that for the line memories 5 to 8, for example, a CCD can be used in the case of analog processing. In that case, write
Assuming that the number of pixels in one scanning line in the NTSC system is 480 x 4/3 = 640, the readout clock is 21.6MHz, which is 640 times the horizontal frequency of high-definition television (33.75kHz), and the readout clock is NTSC. Approximately 640 times the horizontal frequency 15.75kHz
Set to 10.08MHz. However, these calculations are based on the assumption that the entire area between the synchronization signals is 640 pixels, and in reality, it is performed for the effective screen and 92% of it, so the cost will be slightly higher.

またレベル変換器9〜12はアナログ処理の場
合に例えばリニアアンプを用いることができる。
In addition, for example, linear amplifiers can be used as the level converters 9 to 12 in the case of analog processing.

またラインメモリ5〜8とレベル変換器9〜1
2の順番は逆でもよい。さらに加算器13,14
とスイツチ15の順番も逆でもよく、その場合に
2個のスイツチでレベル変換器9と11,10と
12の出力を切換え、1個の加算器でスイツチ出
力を加算すればよい。
In addition, line memories 5 to 8 and level converters 9 to 1
The order of 2 may be reversed. Furthermore, adders 13 and 14
The order of the switches 15 and 15 may be reversed. In that case, two switches may be used to switch the outputs of the level converters 9 and 11, and 10 and 12, and one adder may be used to add the switch outputs.

さらにチユーナ2の出力をAD変換してデジタ
ルで処理を行うようにしてもよい。またいわゆる
デジタルテレビにおいてこの回路を一部に組み込
むこともできる。
Furthermore, the output of the tuner 2 may be AD converted and processed digitally. This circuit can also be incorporated into a part of a so-called digital television.

またこの装置は、多数の表示素子をマトリクス
状に配置して映像表示を行う装置において、走査
線数を表示装置のそれに合せる場合にも適用でき
る。
Further, this device can be applied to a device that displays an image by arranging a large number of display elements in a matrix, and when adjusting the number of scanning lines to match that of the display device.

発明の効果 本発明によれば、簡単な構成で走査線の変換を
行うことができるようになつた。
Effects of the Invention According to the present invention, it has become possible to perform scanning line conversion with a simple configuration.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本発明の一例の構成図、第2図はその
説明のための図である。 3,4,15はスイツチ、5〜8はラインメモ
リ、9〜12はレベル変換器、13,14は加算
器である。
FIG. 1 is a configuration diagram of an example of the present invention, and FIG. 2 is a diagram for explaining the same. 3, 4, and 15 are switches, 5 to 8 are line memories, 9 to 12 are level converters, and 13 and 14 are adders.

Claims (1)

【特許請求の範囲】 1 高精細度テレビ信号の走査線数を1/2.5に変
換してNTSC方式のテレビ信号に変換する走査線
変換方法において、 奇数フイールドでは上記高精細度テレビ信号の
1番目、2番目、3番目、4番目の走査線を第1
〜第4のラインメモリに供給し、5番目の走査線
を無視すると共に、 第1のラインメモリの出力を7/8の第1のレベ
ル変換回路に供給し第2のラインメモリの出力を
1/8の第2のレベル変換回路に供給してこれらの
第1及び第2のレベル変換回路からの信号を加算
して1番目のNTSC方式のテレビ信号の走査線と
し、 第3のラインメモリの出力を3/8の第3のレベ
ル変換回路に供給し第4のラインメモリの出力を
5/8の第4のレベル変換回路に供給してこれらの
第3及び第4のレベル変換回路からの信号を加算
して2番目のNTSC方式のテレビ信号の走査線と
し、 偶数フイールドでは上記高精細度テレビ信号の
1番目、2番目、4番目、5番目の走査線を第1
〜第4のラインメモリに供給し、3番目の走査線
を無視すると共に、 第1のラインメモリの出力を1/8の第2レベル
変換回路に供給し第2のラインメモリの出力を7/
8の第1のレベル変換回路に供給してこれらの第
1及び第2のレベル変換回路からの信号を加算し
て1番目のNTSC方式のテレビ信号の走査線と
し、 第3のラインメモリの出力を5/8の第4のレベ
ル変換回路に供給し第4のラインメモリの出力を
3/8の第3のレベル変換回路に供給してこれらの
第3及び第4のレベル変換回路からの信号を加算
して2番目のNTSC方式のテレビ信号の走査線と
し、 これらの処理を上記高精細度テレビ信号の5本
の走査線毎に繰り返し行うようにした走査線変換
方法。
[Scope of Claims] 1. In a scanning line conversion method of converting the number of scanning lines of a high-definition television signal to 1/2.5 and converting it into a television signal of the NTSC system, in an odd field, the first of the high-definition television signals is , the second, third, and fourth scan lines as the first
~The output of the first line memory is supplied to the 4th line memory, ignoring the 5th scanning line, and the output of the 1st line memory is supplied to the 7/8 first level conversion circuit, and the output of the second line memory is The signals from the first and second level conversion circuits are added to form the first NTSC TV signal scanning line, and the signals are supplied to the third line memory. The output from the third and fourth level conversion circuits is supplied to the third level conversion circuit of 3/8, and the output of the fourth line memory is supplied to the fourth level conversion circuit of 5/8. The signals are added to form the second NTSC television signal scanning line, and in even fields, the first, second, fourth, and fifth scanning lines of the high-definition television signal are used as the first scanning line.
~The output of the first line memory is supplied to the fourth line memory, ignoring the third scanning line, and the output of the first line memory is supplied to the second level conversion circuit of 1/8, and the output of the second line memory is converted to 7/8.
The signals from the first and second level converting circuits are added to form the first NTSC television signal scanning line, and the third line memory outputs the signal. is supplied to the 5/8 fourth level conversion circuit, and the output of the fourth line memory is supplied to the 3/8 third level conversion circuit to convert the signals from these third and fourth level conversion circuits. A scanning line conversion method in which the scanning lines of the second NTSC television signal are obtained by adding the following, and these processes are repeatedly performed for every five scanning lines of the high-definition television signal.
JP58250783A 1983-12-27 1983-12-27 Convertor of scanning line Granted JPS60140989A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58250783A JPS60140989A (en) 1983-12-27 1983-12-27 Convertor of scanning line

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58250783A JPS60140989A (en) 1983-12-27 1983-12-27 Convertor of scanning line

Publications (2)

Publication Number Publication Date
JPS60140989A JPS60140989A (en) 1985-07-25
JPH0480592B2 true JPH0480592B2 (en) 1992-12-18

Family

ID=17212979

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58250783A Granted JPS60140989A (en) 1983-12-27 1983-12-27 Convertor of scanning line

Country Status (1)

Country Link
JP (1) JPS60140989A (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62178083A (en) * 1986-01-31 1987-08-05 Sony Corp Line number transforming circuit
US5028601A (en) 1987-04-30 1991-07-02 Meiji Saika Kaisha, Ltd. Cephalosporin compounds and antibacterial agents
JPH0686463B2 (en) * 1988-07-01 1994-11-02 明治製菓株式会社 Novel cephem compound, its production method and antibacterial agent
JP2576612B2 (en) * 1988-12-28 1997-01-29 日本ビクター株式会社 Signal converter

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5434615A (en) * 1977-08-23 1979-03-14 Oki Electric Ind Co Ltd Converting system for standard system of television
JPS5511620A (en) * 1978-07-10 1980-01-26 Sony Corp Process circuit for video signal
JPS567343A (en) * 1979-07-02 1981-01-26 Mitsubishi Electric Corp Fluorescent lamp
JPS5830280A (en) * 1981-08-17 1983-02-22 Sony Corp High quality television set
JPS59133776A (en) * 1983-01-19 1984-08-01 Canon Inc Video signal processing system

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5434615A (en) * 1977-08-23 1979-03-14 Oki Electric Ind Co Ltd Converting system for standard system of television
JPS5511620A (en) * 1978-07-10 1980-01-26 Sony Corp Process circuit for video signal
JPS567343A (en) * 1979-07-02 1981-01-26 Mitsubishi Electric Corp Fluorescent lamp
JPS5830280A (en) * 1981-08-17 1983-02-22 Sony Corp High quality television set
JPS59133776A (en) * 1983-01-19 1984-08-01 Canon Inc Video signal processing system

Also Published As

Publication number Publication date
JPS60140989A (en) 1985-07-25

Similar Documents

Publication Publication Date Title
KR100635239B1 (en) On screen character display for television receiver
US4451848A (en) Television receiver including a circuit for doubling line scanning frequency
JPH0348587A (en) Wide picture/regular picture television signal receiver
US5136380A (en) Display signal device and method for providing compatibility between ntsc television and hdtv
JPS5896460A (en) Television receiver
JPH07184138A (en) Two-picture video processing circuit
EP0371677B1 (en) Image signal processing apparatus
JPH02299377A (en) System converter for video signal
US4912556A (en) Apparatus for compensating contour of television signal
JPS6326174A (en) High definition television receiver
JPH0480592B2 (en)
JPH04167685A (en) Television receiver
US2960566A (en) Television standards conversion system
JPS6126383A (en) Scan line converter
JPS61224786A (en) Television signal display device
JPS63200681A (en) High definition television receiver
JP2910872B2 (en) Variable aspect ratio television receiver
JP2735621B2 (en) Television system converter
JP2725376B2 (en) Television receiver
JP3128286B2 (en) Television receiver
JPH0793738B2 (en) Video signal format converter
JPH03258177A (en) Noninterlace display device
JPH0419901Y2 (en)
JPH03175782A (en) Television receiver
JPH0638181A (en) Television receiver

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees