JPH026704Y2 - - Google Patents
Info
- Publication number
- JPH026704Y2 JPH026704Y2 JP1983089605U JP8960583U JPH026704Y2 JP H026704 Y2 JPH026704 Y2 JP H026704Y2 JP 1983089605 U JP1983089605 U JP 1983089605U JP 8960583 U JP8960583 U JP 8960583U JP H026704 Y2 JPH026704 Y2 JP H026704Y2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- signal
- synchronization signal
- input
- horizontal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000002131 composite material Substances 0.000 claims description 18
- 238000001514 detection method Methods 0.000 claims description 7
- 238000000926 separation method Methods 0.000 description 10
- 238000010586 diagram Methods 0.000 description 5
- 230000010355 oscillation Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Landscapes
- Synchronizing For Television (AREA)
Description
【考案の詳細な説明】
(イ) 産業上の利用分野
本考案はパーソナルコンピユータやテレビゲー
ムと組合せて使用するモニター受像機等の同期信
号選択回路に関する。[Detailed Description of the Invention] (a) Field of Industrial Application The present invention relates to a synchronization signal selection circuit for monitor receivers, etc. used in combination with personal computers and television games.
(ロ) 従来技術
序述の如きモニター受像機では、テレビ受像機
とは異なり入力される同期信号の極性が使用する
ソフトウエア毎に異なり、しかも、複合同期信号
型式で入力されず、水平同期信号と垂直同期信号
が個別に入力されるようになつている。即ち、水
平、垂直各同期信号が共に正極性で入力される場
合と、共に負極性で入力される場合とがある。(B) Prior art Unlike television receivers, monitor receivers such as those mentioned above have different polarities of input synchronization signals depending on the software used, and moreover, they are not input in the form of a composite synchronization signal, but as a horizontal synchronization signal. and vertical synchronization signals are input separately. That is, there are cases in which the horizontal and vertical synchronization signals are both input with positive polarity, and cases where both are input with negative polarity.
ところで、上記モニター受像機に使用している
同期・偏向用ICは何れか一方の極性の同期信号
に対してのみ動作するようになつているので、従
来の此種受像機では第１図に示すように入力され
る同期信号の極性を上記ICに合うよう切換えな
ければならなかつた。即ち、第１図に於いて、
１，２はそれぞれ垂直同期信号と水平同期信号の
入力端子、３，４は互いに連動する手動の極性切
換スイツチ、５，６は極性反転用のインバータ、
７は同期・偏向用ICである。 By the way, the synchronization/deflection IC used in the above-mentioned monitor receiver is designed to operate only in response to synchronization signals of one polarity. Therefore, the polarity of the input synchronization signal had to be changed to match the IC. That is, in Figure 1,
1 and 2 are input terminals for the vertical synchronization signal and horizontal synchronization signal, respectively, 3 and 4 are manual polarity changeover switches that are interlocked with each other, 5 and 6 are inverters for polarity reversal,
7 is a synchronization/deflection IC.
また、テレビ受像機を上述のモニター受像機と
兼用するように構成した場合には、前記IC７に
同期分離回路８を内蔵するテレビ用のものを必要
とするのが当然であるから、この場合はテレビ複
合映像信号を上記同期分離回路８に入力し、テレ
ビゲーム等からの水平・垂直各同期信号はそれぞ
れ水平AFC回路９と垂直発振回路１０に入力す
る必要がある。なお、１１は水平発振回路であ
る。 Furthermore, if the television receiver is configured to be used also as the above-mentioned monitor receiver, it is natural that the IC 7 needs to have a built-in sync separation circuit 8 for the television. It is necessary to input the television composite video signal to the synchronization separation circuit 8, and to input each horizontal and vertical synchronization signal from a television game or the like to the horizontal AFC circuit 9 and the vertical oscillation circuit 10, respectively. Note that 11 is a horizontal oscillation circuit.
このように従来のモニター受像機では、入力さ
れる同期信号の極性に応じて前記切換スイツチ
３，４を操作しなければならず、しかも、水平、
垂直各同期信号を同期・偏向用ICに別途入力し
なければならないため、このICの外付け回路等
が複雑になると言う欠点があつた。 In this way, in the conventional monitor receiver, it is necessary to operate the changeover switches 3 and 4 according to the polarity of the input synchronizing signal.
Each vertical synchronization signal had to be input separately to the synchronization/deflection IC, which had the disadvantage of complicating the external circuitry of this IC.
(ハ) 考案の目的
本考案は上記各欠点を解消すべくなされたもの
であり、パーソナルコンピユータ等から入力され
た水平、垂直同期信号を常に一定極性の複合同期
信号に自動的に変換すると共に、その複合同期信
号をテレビ信号と自動的に切換えて導出できる同
期信号選択回路を非常に簡単な回路構成によつて
実現すること目的とする。(c) Purpose of the invention The present invention was made to eliminate each of the above-mentioned drawbacks, and it automatically converts horizontal and vertical synchronization signals input from a personal computer etc. into a composite synchronization signal of constant polarity, and The object of the present invention is to realize a synchronization signal selection circuit that can automatically switch and derive the composite synchronization signal with a television signal using a very simple circuit configuration.
(ニ) 考案の構成
本考案の同期信号変換回路は共に正極性又は共
に負極性で入力された水平、垂直各同期信号を二
入力イクスクル−シブオア回路の各入力として導
入することにより、このイクスクル−シブオア回
路から一定極性の複合同期信号を得ると共に、そ
の複合同期信号を上記水平又は垂直同期信号の検
出出力に応答してテレビ信号と自動的に切換えて
導出するようにした構成である。(d) Structure of the invention The synchronization signal conversion circuit of the invention is capable of converting horizontal and vertical synchronization signals, both input with positive polarity or both negative polarity, as inputs of a two-input exclusive-OR circuit. The configuration is such that a composite synchronization signal of constant polarity is obtained from a sibu-OR circuit, and the composite synchronization signal is automatically switched and derived from a television signal in response to the detected output of the horizontal or vertical synchronization signal.
(ホ) 実施例
第２図ａ，ｂは本考案による同期信号変換回路
の異なる二つの実施例をその各周辺回路と共にそ
れぞれ示すブロツク図である。同図ａ，ｂに於い
て、１２，１３は第３図アに示す負極性の水平、
垂直各同期信号Hs1，Vs1または同図イに示す正
極性の水平、垂直各同期信号Hs2，Vs2がそれぞ
れ導入される入力端子、１４は第１のイクスクル
−シブオア回路、１５は他方の入力端子に常時ハ
イレベルの信号“１”が入力される第２のイクス
クル−シブオア回路、１７はその第１または第２
イクスクル−シブオア回路の出力がスイツチング
回路１６を通つて入力されるテレビ用の同期・偏
向用ICである。なお、第２図ａのIC１７は正極
性の同期信号に対して動作するものであり、第２
図ｂのIC１７は負極性の同期信号に対して動作
するもであるが、このICは何れも第１図のもの
と同様に同期分離回路１８、水平AFC回路１９、
水平発振回路２１、垂直発振回路２０等を内蔵し
ている。(e) Embodiments FIGS. 2a and 2b are block diagrams showing two different embodiments of the synchronizing signal conversion circuit according to the present invention, together with their respective peripheral circuits. In figures a and b, 12 and 13 are negative horizontal horizontal lines shown in figure 3 a,
Input terminals into which the vertical synchronizing signals Hs 1 and Vs 1 or the horizontal and vertical synchronizing signals Hs 2 and Vs 2 of positive polarity shown in FIG. a second exclusive OR circuit to which a high level signal "1" is always input to the input terminal; 17 is the first or second exclusive OR circuit;
This is a synchronization/deflection IC for television in which the output of an exclusive OR circuit is input through a switching circuit 16. Note that the IC 17 in FIG. 2a operates in response to a positive polarity synchronization signal, and
The IC 17 in FIG. b operates on a negative polarity synchronization signal, and this IC, like the one in FIG. 1, has a synchronization separation circuit 18, a horizontal AFC circuit 19,
A horizontal oscillation circuit 21, a vertical oscillation circuit 20, etc. are built-in.
また、２２は先の水平同期信号入力端子１２に
接続されたピーク検波回路等からなる外部同期信
号検出回路であり、この検出回路の出力によつて
前記スイツチング回路１６をテレビ側Ｔからモニ
ター側Ｍに切換えるようになつている。 Further, 22 is an external synchronization signal detection circuit which is connected to the horizontal synchronization signal input terminal 12 and is composed of a peak detection circuit, etc. The output of this detection circuit causes the switching circuit 16 to be switched from the television side T to the monitor side M. It is now possible to switch to .
さて、斯る第２図ａ，ｂの実施例に於いて、入
力端子１２，１３に第３図アまたはイの水平、垂
直各同期信号Hs1，Vs1又はHs2，Vs2が入力され
ると、第１イクスクル−シブオア回路１４の出力
Cs1は第４図ａのように変化し、第２イクスクル
−シブオア回路１５の出力Cs2は第４図ｂのよう
に変化する。従つて、第１イクスクル−シブオア
回路１４からは第３図ウに示す正極性の複合同期
信号が出力され、第２イクスクル−シブオア回路
１５からは同図エに示す負極性の複合同期信号が
出力されることになる。そして、このとき上記水
平同期信号Hs1又はHs2の到来が検出回路２２で
検出され、スイツチング回路１６がモニター側Ｍ
に切換わつているので、上記複合同期信号Cs1，
Cs2がIC１７内の同期分離回路１８に入力される
ことになる。 Now, in the embodiments shown in FIGS. 2a and 2b, the horizontal and vertical synchronizing signals Hs 1 , Vs 1 or Hs 2 , Vs 2 shown in FIG. Then, the output of the first exclusive OR circuit 14
Cs 1 changes as shown in FIG. 4a, and the output Cs 2 of the second exclusive OR circuit 15 changes as shown in FIG. 4b. Therefore, the first exclusive-OR circuit 14 outputs a composite synchronization signal of positive polarity as shown in FIG. will be done. At this time, the arrival of the horizontal synchronizing signal Hs 1 or Hs 2 is detected by the detection circuit 22, and the switching circuit 16
Since the above composite synchronization signal Cs 1 ,
Cs 2 will be input to the synchronous separation circuit 18 within the IC 17.
ここで、前記同期分離回路１８はテレビ複合映
像信号から複合同期信号を分離する第１の分離回
路と、その分離された複合同期信号から更に水平
同期信号と垂直同期信号を分離する第２の分離回
路からなるが、この同期分離回路１８に直接入力
された複合同期信号は上記第１の分離回路を単に
通過して第２の分離回路に入力されるので、前述
の複合同期信号Cs1（第２図ａの場合）及びCs2（同
図ｂの場合）に対しても、IC１７はテレビ複合
映像信号入力時と同様に何等不都合なく動作す
る。 Here, the synchronization separation circuit 18 includes a first separation circuit that separates a composite synchronization signal from a television composite video signal, and a second separation circuit that further separates a horizontal synchronization signal and a vertical synchronization signal from the separated composite synchronization signal. However, the composite synchronization signal directly input to the synchronization separation circuit 18 simply passes through the first separation circuit and is input to the second separation circuit, so that the composite synchronization signal Cs 1 (the The IC 17 operates without any problem in the case of FIG. 2a) and Cs 2 (the case of FIG. 2b) in the same way as when inputting the TV composite video signal.
また、第２図ｂの実施例で第２イクスクル−シ
ブオア回路１５はインバータとして動作するの
で、通常のインバータであつても勿論よい。 Furthermore, in the embodiment shown in FIG. 2b, the second exclusive OR circuit 15 operates as an inverter, so of course it may be a normal inverter.
(ヘ) 考案の効果
本考案の同期信号選択回路は、正極性又は負極
性で入力されるパーソナルコンピユータ等からの
水平、垂直各同期信号を常に一定極性の複合同期
信号に自動的に変換し、しかも、その複合同期信
号をテレビ信号と自動的に切換えて導出できるの
で、極性変換のためや同期信号切換のためのスイ
ツチ操作が不要になると共に、テレビ用の同期・
偏向用ICをその外付け回路等を何等変更するこ
となく直接使用でき、しかも、上記パーソナルコ
ンピユータ等が同期切換信号を直接出力するよう
になつていない場合でも、上述の同期信号の自動
切換を簡単に実現できると云う利点がある。(f) Effects of the invention The synchronization signal selection circuit of the invention automatically converts each horizontal and vertical synchronization signal from a personal computer, etc. input with positive or negative polarity into a composite synchronization signal of constant polarity, Furthermore, the composite synchronization signal can be automatically switched and derived from the TV signal, eliminating the need for switch operations for polarity conversion or synchronization signal switching.
The deflection IC can be used directly without changing its external circuit, etc., and even if the personal computer etc. mentioned above is not designed to directly output the synchronous switching signal, the automatic switching of the synchronous signal described above can be easily performed. It has the advantage that it can be realized.
第１図は従来のモニター受像機の同期信号極性
切換部を示すブロツク図、第２図ａ，ｂは本考案
による同期信号選択回路の異なる実施例をそれぞ
れ示すブロツク図、第３図はその両実施例の各部
の信号波形を示す図、第４図ａ，ｂは上記各実施
例の動作をそれぞれ説明するための図である。
１２：水平同期信号入力端子、１３：垂直同期
信号入力端子、１４：イクスクル−シブオア回
路、１６：スイツチング回路、１７：同期・偏向
用IC、２２：外部同期信号検出回路。
FIG. 1 is a block diagram showing a synchronizing signal polarity switching section of a conventional monitor receiver, FIGS. 2a and b are block diagrams showing different embodiments of the synchronizing signal selection circuit according to the present invention, and FIG. FIGS. 4a and 4b are diagrams showing signal waveforms of each part of the embodiment, and are diagrams for explaining the operation of each of the above embodiments, respectively. 12: Horizontal synchronization signal input terminal, 13: Vertical synchronization signal input terminal, 14: Exclusive-OR circuit, 16: Switching circuit, 17: Synchronization/deflection IC, 22: External synchronization signal detection circuit.
Claims (1)
は共に負極性をなす水平同期信号と垂直同期信号
を二入力イクスクル−シブオア回路に入力して該
回路より複合同期信号を導出せしめると共に、上
記水平または垂直同期信号の有無を外部同期信号
検出回路で検出し、その検出出力に応答する切換
回路によつてテレビ信号と切換えて前記複合同期
信号を導出するようにした同期信号選択回路。 A horizontal synchronizing signal and a vertical synchronizing signal, each input individually and both having positive polarity or both negative polarity, are inputted to a two-input exclusive-OR circuit to derive a composite synchronizing signal from the circuit, and the horizontal or vertical synchronizing signal is A synchronization signal selection circuit that detects the presence or absence of a signal by an external synchronization signal detection circuit, and switches the signal to a television signal by a switching circuit responsive to the detection output to derive the composite synchronization signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8960583U JPS59195872U (en) | 1983-06-10 | 1983-06-10 | Synchronous signal selection circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP8960583U JPS59195872U (en) | 1983-06-10 | 1983-06-10 | Synchronous signal selection circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59195872U JPS59195872U (en) | 1984-12-26 |
| JPH026704Y2 true JPH026704Y2 (en) | 1990-02-19 |
Family
ID=30219505
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP8960583U Granted JPS59195872U (en) | 1983-06-10 | 1983-06-10 | Synchronous signal selection circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59195872U (en) |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58191769U (en) * | 1982-06-15 | 1983-12-20 | シャープ株式会社 | Synchronous signal switching circuit |
-
1983
- 1983-06-10 JP JP8960583U patent/JPS59195872U/en active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59195872U (en) | 1984-12-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS57111177A (en) | Television picture receiver | |
| JPH0564911B2 (en) | ||
| KR900002792B1 (en) | Automatic selecting circuit for synchronous signal | |
| JPH026704Y2 (en) | ||
| JPH01120174A (en) | Digital creation of vertical synchronism and field discrimination signal | |
| JPS6489683A (en) | Television receiver | |
| JPS6139692A (en) | System switching circuit | |
| KR0131580Y1 (en) | Circuit for automatically changing synchronization signals | |
| JPS62159174A (en) | Synchronous signal processing circuit | |
| JP2615706B2 (en) | Double speed converter | |
| JPH0510455Y2 (en) | ||
| JPS61290482A (en) | Synchronous input unit for display unit | |
| JPH0514609Y2 (en) | ||
| JPS6489870A (en) | Television receiver | |
| JP2933349B2 (en) | Data signal demodulator | |
| JPH0379162A (en) | Vertical oscillation circuit | |
| JPH04290383A (en) | Synchronizing signal detection circuit | |
| JPH01254996A (en) | Signal selecting circuit | |
| JPS62180682A (en) | Switching circuit | |
| JPH07210107A (en) | Display monitor | |
| JPS61264870A (en) | Synchronization changing device in video converter | |
| JPH0426280A (en) | Video signal processing circuit | |
| JPS6196884A (en) | Television receiver | |
| JPS62140559A (en) | Field discrimination circuit | |
| JPS62152564U (en) |