JPH01179629U - - Google Patents
Info
- Publication number
- JPH01179629U JPH01179629U JP7551988U JP7551988U JPH01179629U JP H01179629 U JPH01179629 U JP H01179629U JP 7551988 U JP7551988 U JP 7551988U JP 7551988 U JP7551988 U JP 7551988U JP H01179629 U JPH01179629 U JP H01179629U
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- phase
- signal
- control means
- automatic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000001934 delay Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Channel Selection Circuits, Automatic Tuning Circuits (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Superheterodyne Receivers (AREA)
Description
第１図は本考案の一実施例のブロツク図、第２
図は従来の位相同期ループ捕そく回路のブロツク
図である。
Ｐｉ……入力端子、１……混合器、２……中間
周波増幅器、３……位相検波器、４……ループフ
イルタ、５……電圧制御発振器、６……中間周波
発振器、７……周波数弁別器、６……低域フイル
タ、９……掃引電圧発生器、１１……周波数判別
器、１２……位相検波器、１３……低域フイルタ
、１４……位相同期判別器、１５……移相器、１
６……アンド回路、１７……遅延回路、１８……
スイツチ、２０……自動位相制御部、２１……周
波数引き込み判別部、２２……位相同期判別部、
２３……掃引電圧接続部。
Fig. 1 is a block diagram of an embodiment of the present invention;
The figure is a block diagram of a conventional phase-locked loop capture circuit. Pi...Input terminal, 1...Mixer, 2...Intermediate frequency amplifier, 3...Phase detector, 4...Loop filter, 5...Voltage controlled oscillator, 6...Intermediate frequency oscillator, 7...Frequency Discriminator, 6...Low pass filter, 9...Sweep voltage generator, 11...Frequency discriminator, 12...Phase detector, 13...Low pass filter, 14...Phase synchronization discriminator, 15... Phase shifter, 1
6...AND circuit, 17...Delay circuit, 18...
switch, 20... automatic phase control section, 21... frequency pull-in discrimination section, 22... phase synchronization discrimination section,
23...Sweep voltage connection.
Claims (1)
と、前記中間周波信号を基準周波数信号に位相同
期する自動位相制御手段と、前記自動周波数制御
手段により制御される前記中間周波信号が定めら
れた周波数範囲以内の場合に周波数判別信号を出
力する周波数引き込み判別手段と、前記自動位相
制御手段により制御される前記中間周波数の位相
同期を検出した場合に位相同期判別信号を出力す
る位相同期判別手段と、前記周波数判別信号およ
び前記位相同期判別信号を入力した場合に前記自
動周波数制御手段への掃引電圧の供給を断とする
スイツチを有する掃引電圧接続手段とを有する位
相同期ループ捕そく回路において、 前記位相同期判別信号を定められた時間遅延さ
せる遅延回路を有することを特徴とする位相同期
ループ捕そく回路。[Claims for Utility Model Registration] Automatic frequency control means for a received intermediate frequency signal, automatic phase control means for phase-synchronizing the intermediate frequency signal with a reference frequency signal, and the intermediate frequency control means controlled by the automatic frequency control means. a frequency pull-in discrimination device that outputs a frequency discrimination signal when the frequency signal is within a predetermined frequency range; and a phase synchronization discrimination signal that is output when phase synchronization of the intermediate frequency controlled by the automatic phase control device is detected. and a sweep voltage connection means having a switch that cuts off the supply of sweep voltage to the automatic frequency control means when the frequency discrimination signal and the phase synchronization discrimination signal are input. A phase-locked loop acquisition circuit, characterized in that the acquisition circuit includes a delay circuit that delays the phase-locked determination signal by a predetermined time.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7551988U JPH01179629U (en) | 1988-06-06 | 1988-06-06 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7551988U JPH01179629U (en) | 1988-06-06 | 1988-06-06 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH01179629U true JPH01179629U (en) | 1989-12-22 |
Family
ID=31300582
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7551988U Pending JPH01179629U (en) | 1988-06-06 | 1988-06-06 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH01179629U (en) |
-
1988
- 1988-06-06 JP JP7551988U patent/JPH01179629U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2071421A1 (en) | Automatic frequency control circuit | |
| JPH01179629U (en) | ||
| JPS5616328A (en) | Phase synchronous loop device | |
| JPH01133827U (en) | ||
| JPS633644U (en) | ||
| JPS6381431U (en) | ||
| JPS62186533U (en) | ||
| JPS6347638U (en) | ||
| JPS5818358Y2 (en) | synchronous circuit | |
| JPS62125029U (en) | ||
| JPH01167731U (en) | ||
| JPS6197223U (en) | ||
| JPH0328834U (en) | ||
| JPS62163774U (en) | ||
| JPS63111075U (en) | ||
| JPS63156130U (en) | ||
| JPS6425251U (en) | ||
| JPS6323824U (en) | ||
| JPH0170435U (en) | ||
| JPH0282134U (en) | ||
| JPS59104636U (en) | frequency synthesizer | |
| JPS62177129U (en) | ||
| JPH02108488U (en) | ||
| JPH0221822U (en) | ||
| JPS6261545U (en) |