JPH01132245A - Token disappearing area specifying system - Google Patents

Token disappearing area specifying system

Info

Publication number
JPH01132245A
JPH01132245A JP62289454A JP28945487A JPH01132245A JP H01132245 A JPH01132245 A JP H01132245A JP 62289454 A JP62289454 A JP 62289454A JP 28945487 A JP28945487 A JP 28945487A JP H01132245 A JPH01132245 A JP H01132245A
Authority
JP
Japan
Prior art keywords
token
sequence number
master node
node
ring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP62289454A
Other languages
Japanese (ja)
Inventor
Takashi Sakamoto
隆 坂本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP62289454A priority Critical patent/JPH01132245A/en
Publication of JPH01132245A publication Critical patent/JPH01132245A/en
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/00127—Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture
    • H04N1/00281—Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture with a telecommunication apparatus, e.g. a switched network of teleprinters for the distribution of text-based information, a selective call terminal
    • H04N1/00307—Connection or combination of a still picture apparatus with another apparatus, e.g. for storage, processing or transmission of still picture signals or of information associated with a still picture with a telecommunication apparatus, e.g. a switched network of teleprinters for the distribution of text-based information, a selective call terminal with a mobile telephone apparatus
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/0035—User-machine interface; Control console
    • H04N1/00405—Output means
    • H04N1/00408—Display of information to the user, e.g. menus
    • H04N1/0044—Display of information to the user, e.g. menus for image preview or review, e.g. to help the user position a sheet
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
    • H04N1/21—Intermediate information storage
    • H04N1/2104—Intermediate information storage for one or a few pictures
    • H04N1/2112—Intermediate information storage for one or a few pictures using still video cameras
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N2101/00—Still video cameras
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N2201/00—Indexing scheme relating to scanning, transmission or reproduction of documents or the like, and to details thereof
    • H04N2201/32—Circuits or arrangements for control or supervision between transmitter and receiver or between image input and image output device, e.g. between a still-image camera and its memory or between a still-image camera and a printer device
    • H04N2201/3201—Display, printing, storage or transmission of additional information, e.g. ID code, date and time or title
    • H04N2201/3261—Display, printing, storage or transmission of additional information, e.g. ID code, date and time or title of multimedia information, e.g. a sound signal
    • H04N2201/3263—Display, printing, storage or transmission of additional information, e.g. ID code, date and time or title of multimedia information, e.g. a sound signal of a graphical motif or symbol, e.g. Christmas symbol, logo

Abstract

PURPOSE:To specify a token disappearing area in a master node by storing a sequence number added to a token, using the ring of a spare system when the token disappears and informing the master node of the stored sequence number. CONSTITUTION:When a received frame is the token, a sequence number register 1 latches the sequence number held by the token by the instruction of a receiving control circuit 6. When the token disappears, the token passing ring of the spare system is used and the master node instructs respective slave nodes to report the stored sequence number. The processors of the respective slave nodes read the sequence number out of the sequence number register 1, use the ring of the spare system and inform the master node of the sequence number. The master node analyzes the sequence number collected from the slave nodes and thus, it can get to know between which nodes the token disappears.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はトークンパッシングリングにおける障害点特定
方式、特にビット誤り等の間欠障害でトークンが消失し
た場合のトークン消失領域特定方式に関する。DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a method for identifying a failure point in a token passing ring, and particularly to a method for identifying a token loss area when a token is lost due to an intermittent failure such as a bit error.

〔従来の技術〕[Conventional technology]

従来、この種の障害点特定方式は、各ノードでトークン
を認識した時点でトークン周回回数をカウンタにより計
数し、トークン消失時に各ノードのカウンタ値を比較す
ることにより行われていた。Conventionally, this type of failure point identification method has been performed by counting the number of token rotations using a counter when a token is recognized at each node, and by comparing the counter values of each node when the token disappears.

〔発明が解決しようとする問題点〕[Problem that the invention seeks to solve]

上述した従来の障害点特定方式では、正常時に各ノード
の持つトークン計数カウンタを同時にリセットする必要
があり、バイパス状態のノードがリングに復帰した場合
等、カウンタを同時にリセットする契機が複雑になると
いう欠点がある。In the conventional failure point identification method described above, it is necessary to reset the token counting counters of each node at the same time during normal operation, and the trigger for resetting the counters at the same time becomes complicated, such as when a node in a bypass state returns to the ring. There are drawbacks.

本発明の目的は、このような欠点のないトークン消失領
域特定方式を提供することにある。SUMMARY OF THE INVENTION An object of the present invention is to provide a token loss area identification method that does not have such drawbacks.

〔問題点を解決するための手段〕[Means for solving problems]

本発明は、トークンパッシングリングを用いてノード間
通信を行うシステムのトークン消失領域特定方式におい
て、 トークンにシーケンス番号を付加し、このトークンが通
過またはこのトークンを送信する際に、このトークンの
持つシーケンス番号に１を加算し、このトークンに付加
するシーケンス付加手段と、前記シーケンス付加手段が
マスタノードのみ有効とするためのマスタ指示手段と、 マスタノードを含む全てのノードで有効となるトークン
通過またはトークン受信時に、このトークンの持つシー
ケンス番号を格納するためのシーケンス番号格納手段と
、 前記シーケンス番号格納手段にトークンの持つシーケン
ス番号を格納するためのシーケンス番号書き込み制御手
段と、 前記シーケンス番号格納手段の数値を該当ノードのプロ
セッサに通知するための入出力インタフェース手段とを
有し、 ビット誤り等の間欠障害が発生しトークンがリング上か
ら消失した場合に、マスタノードが時間監視によりトー
クン消失を検出し、予備系のリングを用い各ノードに対
し前記シーケンス番号レジスタの内容を読み取りマスタ
ノードに通知させるように指示することによりシーケン
ス番号の情報を収集し、障害の発生したノード間をシー
ケンス番号を比較することにより特定することを特徴と
する。The present invention is a token-lost area identification method for a system that performs inter-node communication using a token passing ring. a sequence addition means for adding 1 to the number and adding it to the token; a master instruction means for making the sequence addition means valid only for the master node; and a token passage or token that is valid for all nodes including the master node. upon reception, a sequence number storage means for storing the sequence number of the token; a sequence number write control means for storing the sequence number of the token in the sequence number storage means; and a numerical value of the sequence number storage means. and an input/output interface means for notifying the processor of the corresponding node, and when a token disappears from the ring due to an intermittent failure such as a bit error, the master node detects the token disappearance by time monitoring, Collect sequence number information by instructing each node to read the contents of the sequence number register and notify the master node using the standby ring, and compare the sequence numbers between the nodes where the failure has occurred. It is characterized by being specified by.

〔実施例〕〔Example〕

次に本発明の実施例について図面を参照して説明する。 Next, embodiments of the present invention will be described with reference to the drawings.

第１図は本発明の一実施例におけるノードにおけるトー
クンパッシングリングアクセス部のブロック図である。FIG. 1 is a block diagram of a token passing ring access unit in a node in one embodiment of the present invention.

なお、トークンパッシングリングは、障害発生時に各ノ
ードからのシーケンス番号を通知するための予備系のリ
ングを有している。Note that the token passing ring has a standby ring for notifying sequence numbers from each node when a failure occurs.

シリアル−パラレル変換回路（Ｓ／Ｐ）９は、上流ノー
ドからの受信シリアルデータを、パラレルデータに変換
する。A serial-parallel conversion circuit (S/P) 9 converts serial data received from an upstream node into parallel data.

再生送信回路（ＲＥＰ）５は、受信フレームを通過させ
るためのエラスティックストアで、フレームの終端機能
も備えている。The reproducing and transmitting circuit (REP) 5 is an elastic store for passing received frames, and also has a frame termination function.

シーケンス番号レジスタ（ＳＱＲ）１は、後述の受信制
御回路６の指示で受信フレームがトークンの場合、その
トークンの有するシーケンス番号をラッチする。If the received frame is a token, the sequence number register (SQR) 1 latches the sequence number of the token, as instructed by the reception control circuit 6, which will be described later.

受信制御回路（ＲＣＶ）６は、シーケンス番号レジスタ
１へのトークンの有するシーケンス番号の書き込みを制
御する。A reception control circuit (RCV) 6 controls writing of the sequence number of the token into the sequence number register 1.

マスタ・スレーブ指示回路（Ｍ／Ｓ）３は、ノードがマ
スタノードであるか、あるいはスレーブノードであるか
の区別を指示し、マスタノードである場合には、後述の
加算器９に加算を指示する。A master/slave instruction circuit (M/S) 3 instructs whether a node is a master node or a slave node, and if it is a master node, instructs an adder 9, which will be described later, to perform addition. do.

送信制御回路（ＳＮＤ）７は、再生送信回路５において
トークンを終端した場合に、再びトークンを送信させる
ためのものである。The transmission control circuit (SND) 7 is for causing the token to be transmitted again when the token is terminated in the reproduction transmission circuit 5.

送信切替スイッチ（ＳＥＬ）８は、再生送信回路５の出
力または送信制御回路７の出力を選択する。A transmission selector switch (SEL) 8 selects the output of the reproduction transmission circuit 5 or the output of the transmission control circuit 7.

加算器１１は、マスタ・スレーブ指示回路３の指示によ
り、マスタノードの場合、シーケンス番号レジスタ１の
シーケンス番号に対してｌを加算し、後述するシーケン
ス番号付加回路２に対して付加すべきシーケンス番号を
通知する。スレーブノードの場合は、マスタ・スレーブ
指示回路３の指示により加算は行われない。In the case of a master node, the adder 11 adds l to the sequence number in the sequence number register 1 according to the instruction from the master/slave instruction circuit 3, and adds l to the sequence number to be added to the sequence number addition circuit 2, which will be described later. Notify. In the case of a slave node, addition is not performed according to instructions from the master/slave instruction circuit 3.

シーケンス番号付加回路（ＳＱＡ）２は、加算器１１か
らのシーケンス番号をフレームのシーケン大番号フィー
ルドに付加し、後述のパラレル−シリアル変換回路１０
に転送する。A sequence number adding circuit (SQA) 2 adds the sequence number from the adder 11 to the large sequence number field of the frame, and converts the sequence number from the adder 11 into the parallel-to-serial conversion circuit 10 described later.
Transfer to.

パラレル−シリアル変換回路（Ｐ／５）１０は、パラレ
ルデータをシリアルデータに変換し、下流のノードに対
して送信する。A parallel-serial conversion circuit (P/5) 10 converts parallel data into serial data and transmits it to a downstream node.

入出力インタフェース回路（ＩＯＩ）４は、シーケンス
番号を予備系のトークンリングを介して入出力するため
のものである。The input/output interface circuit (IOI) 4 is for inputting and outputting sequence numbers via a standby token ring.

次に、本実施例の動作を説明する。Next, the operation of this embodiment will be explained.

受信シリアルデータは、シリアル−パラレル変換回路９
を介してパラレルデータに変換され、再生送信回路５、
及び受信制御回路６、及びシーケンス番号レジスタ１に
通知される。The received serial data is sent to the serial-parallel converter circuit 9.
is converted into parallel data via the reproducing and transmitting circuit 5,
and is notified to the reception control circuit 6 and sequence number register 1.

シーケンス番号レジスタｌは受信制御回路６の指示で受
信フレームがトークンの場合、トークンの有するシーケ
ンス番号をラッチし、マスタ・スレーブ指示回路３の指
示により、マスタノードの場合、シーケンス番号レジス
タ１のシーケンス番号に対して加算器１１により１を加
算し、シーケンス番号付加回路２に対して付加すべきシ
ーケンス番号を通知する。スレーブノードの場合は、マ
スタ・スレーブ指示回路３の指示により加算器１１での
加算は行われない。Sequence number register l latches the sequence number of the token when the received frame is a token according to instructions from reception control circuit 6, and latches the sequence number of sequence number register 1 when the received frame is a master node according to instructions from master-slave instruction circuit 3. The adder 11 adds 1 to the sequence number and notifies the sequence number adding circuit 2 of the sequence number to be added. In the case of a slave node, the adder 11 does not perform addition according to instructions from the master/slave instruction circuit 3.

トークンを通過させる場合１．送信切替スイッチ８は再
生送信回路５の出力を選択し、シーケンス番号付加回路
２に転送し、シーケンス番号付加回路２はタイミングを
とって加算器１１からのシーケンス１号を第２図に示す
ようにフレームのＳＱＮのフィールドに付加し、パラレ
ル−シリアル変換回路ＩＯに転送する。パラレル−シリ
アル変換回路１０は、パラレルデータをシリアルデータ
に変換し下流のノードに対して送信する。When passing a token 1. The transmission changeover switch 8 selects the output of the reproduction transmission circuit 5 and transfers it to the sequence number addition circuit 2, and the sequence number addition circuit 2 takes the timing and outputs the sequence No. 1 from the adder 11 as shown in FIG. It is added to the SQN field of the frame and transferred to the parallel-serial conversion circuit IO. The parallel-serial conversion circuit 10 converts parallel data into serial data and transmits it to downstream nodes.

トークンを終端させる場合には、再生送信回路５におい
てトークンを終端し、再びトークンを送信する際に送信
切替スイッチ８は、送信制御回路７からの出力を選択し
、シーケンス番号付加回路２に転送する。シーケンス番
号付加回路２は、トークン通過時と同様にタイミングを
とって加算器１１からのシーケンス番号をフレームのＳ
ＱＮフィールドに設定し、パラレル−シリアル変換回路
１０に転送し、パラレル−シリアル変換回路１０はシリ
アルデータを下流のノードに送信する。When terminating the token, the token is terminated in the reproduction transmission circuit 5, and when transmitting the token again, the transmission changeover switch 8 selects the output from the transmission control circuit 7 and transfers it to the sequence number addition circuit 2. . The sequence number adding circuit 2 adds the sequence number from the adder 11 to S of the frame at the same timing as when the token passes.
The serial data is set in the QN field and transferred to the parallel-serial conversion circuit 10, and the parallel-serial conversion circuit 10 transmits the serial data to a downstream node.

次にトークンが消失した場合、予備系のトークンパッシ
ングリングを用いマスタノードが各スレーブノードに対
し格納しているシーケンス番号を通知するように指示す
る。各スレーブノードのプロセッサは、入出力インタフ
ェース回路４を介しシーケンス番号レジスタ１からシー
ケンス番号を読み出し、予備系のリングを用いマスタノ
ードに対してシーケンス番号を通知する。Next, when the token disappears, the master node uses the backup token passing ring to instruct each slave node to notify the stored sequence number. The processor of each slave node reads the sequence number from the sequence number register 1 via the input/output interface circuit 4, and notifies the master node of the sequence number using the standby ring.

マスタノードは、スレーブノードから収集したシーケン
ス番号を解析することにより、どのノード間でトークン
が消失したかを知ることができる。By analyzing the sequence numbers collected from slave nodes, the master node can know between which nodes the token has disappeared.

〔発明の効果〕〔Effect of the invention〕

以上説明したように本発明は、トークンに対し、マスタ
ノードを通過するかまたはマスタノードが送信する際に
、ｌが加算されるシーケンス番号を付加し、また各ノー
ドにおいては、トークンが通過するかまたはトークンを
受信する際に、該当トークンに付加されているシーケン
ス番号をシーケンス番号レジスタに格納し、トークンが
消失した場合に予備系のリングを用いて、マスタノード
に対して、格納していたシーケンス番号を通知すること
により、各ノードの初期設定を必要としないでマスタノ
ードでのトークン消失領域の特定が可能となる。As explained above, the present invention adds a sequence number to which l is added to the token when it passes through the master node or is transmitted by the master node, and at each node, whether or not the token passes Alternatively, when receiving a token, store the sequence number attached to the corresponding token in the sequence number register, and if the token is lost, use the backup ring to send the stored sequence to the master node. By notifying the number, it becomes possible to specify the token loss area at the master node without requiring initial settings of each node.

【図面の簡単な説明】[Brief explanation of the drawing]

第１図は本発明を実現するための各ノードのトークンリ
ングアクセス部のブロック図、第２図はトークンのフレ
ームフォーマットである。 ■・・・シーケンス番号レジスタ（ＳＱＲ）２・・・シ
ーケンス番号付加回路（ＳＱＡ）３・・・マスタ・スレ
ーブ指示回路（Ｍ／Ｓ）４・・・■０インタフェース回
路（１０１）５・・・再生送信回路（ＲＥＰ） ６・・・受信制御回路（ＲＣＶ） ７・・・送信制御回路（ＳＮＤ） ８・・・送信切替スイッチ（Ｓ　Ｅ　Ｌ）９・・・シリ
アル−パラレル変換回１　（Ｓ／Ｐ）１０・・・パラレ
ル−シリアル変換回路（Ｐ／５）１１・・・加算器 代理人　弁理士　　岩　佐　　義　幸 第１図 Ｆ：フラグ　　　　　　　ＳＡ：送信元アドレスＣ：制
御フィールｌ”　　　　ＳＱＮ：ノーケンス番号ＤＡ：
宛先アドレス　　　ＦＣ５ニフレームチェックソーケノ
ス第２図FIG. 1 is a block diagram of a token ring access unit of each node for implementing the present invention, and FIG. 2 is a frame format of a token. ■...Sequence number register (SQR) 2...Sequence number addition circuit (SQA) 3...Master/slave instruction circuit (M/S) 4...■0 interface circuit (101) 5... Regeneration transmission circuit (REP) 6... Reception control circuit (RCV) 7... Transmission control circuit (SND) 8... Transmission changeover switch (SEL) 9... Serial-parallel conversion circuit 1 (S /P) 10... Parallel-serial conversion circuit (P/5) 11... Adder agent Patent attorney Yoshiyuki Iwasa Figure 1 F: Flag SA: Source address C: Control field l" SQN: Noken number DA:
Destination Address FC5 Niframe Check Sokenos Figure 2

Claims (1)

【特許請求の範囲】[Claims] （１）トークンパッシングリングを用いてノード間通信
を行うシステムのトークン消失領域特定方式において、 トークンにシーケンス番号を付加し、このトークンが通
過またはこのトークンを送信する際に、このトークンの
持つシーケンス番号に１を加算し、このトークンに付加
するシーケンス付加手段と、前記シーケンス付加手段が
マスタノードのみ有効とするためのマスタ指示手段と、 マスタノードを含む全てのノードで有効となるトークン
通過またはトークン受信時に、このトークンの持つシー
ケンス番号を格納するためのシーケンス番号格納手段と
、 前記シーケンス番号格納手段にトークンの持つシーケン
ス番号を格納するためのシーケンス番号書き込み制御手
段と、 前記シーケンス番号格納手段の数値を該当ノードのプロ
セッサに通知するための入出力インタフェース手段とを
有し、 ビット誤り等の間欠障害が発生しトークンがリング上か
ら消失した場合に、マスタノードが時間監視によりトー
クン消失を検出し、予備系のリングを用い各ノードに対
し前記シーケンス番号レジスタの内容を読み取りマスタ
ノードに通知させるように指示することによりシーケン
ス番号の情報を収集し、障害の発生したノード間をシー
ケンス番号を比較することにより特定することを特徴と
するトークン消失領域特定方式。(1) In the token loss area identification method of a system that performs communication between nodes using a token passing ring, a sequence number is added to the token, and when this token passes or is transmitted, the sequence number that this token has is a sequence adding means for adding 1 to this token; a master instruction means for making the sequence adding means valid only for the master node; and token passing or token reception that is valid for all nodes including the master node. and a sequence number storage means for storing the sequence number of the token; a sequence number write control means for storing the sequence number of the token in the sequence number storage means; and a numeric value of the sequence number storage means. It has an input/output interface means for notifying the processor of the relevant node, and when a token disappears from the ring due to an intermittent failure such as a bit error, the master node detects the token disappearance by time monitoring and creates a backup. By instructing each node to read the contents of the sequence number register and notify the master node using the ring of the system, information on the sequence number is collected, and by comparing the sequence numbers between the nodes where the failure has occurred. A method for specifying a lost token area.
JP62289454A 1987-11-18 1987-11-18 Token disappearing area specifying system Pending JPH01132245A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62289454A JPH01132245A (en) 1987-11-18 1987-11-18 Token disappearing area specifying system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62289454A JPH01132245A (en) 1987-11-18 1987-11-18 Token disappearing area specifying system

Publications (1)

Publication Number Publication Date
JPH01132245A true JPH01132245A (en) 1989-05-24

Family

ID=17743471

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62289454A Pending JPH01132245A (en) 1987-11-18 1987-11-18 Token disappearing area specifying system

Country Status (1)

Country Link
JP (1) JPH01132245A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013537740A (en) * 2010-07-19 2013-10-03 インターナショナル・ビジネス・マシーンズ・コーポレーション Register access in a distributed virtual bridge environment
WO2016042839A1 (en) * 2014-09-19 2016-03-24 株式会社日立製作所 Telegram recovery device and signal safety system

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013537740A (en) * 2010-07-19 2013-10-03 インターナショナル・ビジネス・マシーンズ・コーポレーション Register access in a distributed virtual bridge environment
WO2016042839A1 (en) * 2014-09-19 2016-03-24 株式会社日立製作所 Telegram recovery device and signal safety system
JP2016060392A (en) * 2014-09-19 2016-04-25 株式会社日立製作所 Telegraphic message restoration device and signal security system
GB2545829A (en) * 2014-09-19 2017-06-28 Hitachi Ltd Telegram recovery device and signal safety system
CN107074257A (en) * 2014-09-19 2017-08-18 株式会社日立制作所 Text prosthetic device and signals security safeguards system
GB2545829B (en) * 2014-09-19 2020-10-07 Hitachi Ltd Telegram recovery device and signal safety system
DE112015003770B4 (en) * 2014-09-19 2021-04-22 Hitachi, Ltd. Telegram recovery device and signaling security system

Similar Documents

Publication Publication Date Title
US5544077A (en) High availability data processing system and method using finite state machines
KR920004147B1 (en) Operation mode settable lan interconnecting apparatus
JPH0817388B2 (en) Protocol system, method for controlling the state of ports of a dynamic coupling device, dynamic switch and method for operating a bidirectional transmission system
JPS60148249A (en) Message removing method
JPH0334661A (en) Digital data communication equipment and data communication adaptor used therefor
JPS61252736A (en) Method and apparatus for controlling modem circuit network
JPH0630511B2 (en) Ring transmission system with variable station order
US5185862A (en) Apparatus for constructing data frames for transmission over a data link
JPS6194437A (en) Multistage packet exchange network
JPH01132245A (en) Token disappearing area specifying system
JPH07105808B2 (en) Token ring system control method
JPS62261250A (en) Mechanism for facilitating exchange of data and non-encoded information in communication network
CN114615106A (en) Ring data processing system, method and network equipment
JPH01114134A (en) Ring-type local area network
JP3374628B2 (en) Token pass data transfer system
JP2002009872A (en) Data transmitting system
JPH0685887A (en) Transmission line control system
JPS59193651A (en) Packet transmitter
JPH01112847A (en) Ring-type local area network
JPS61227447A (en) Fault supervisory system
JPS58172044A (en) Data highway system
JPH02211740A (en) Access system for slotted ring
JPH02270437A (en) Inter-network connector
JPH08139692A (en) Terminating device for transmission line
JPS61156953A (en) Reception buffer control system

Legal Events

Date Code Title Description
A621 Written request for application examination

Effective date: 20050107

Free format text: JAPANESE INTERMEDIATE CODE: A621

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070907

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070918

A521 Written amendment

Effective date: 20071218

Free format text: JAPANESE INTERMEDIATE CODE: A523

A02 Decision of refusal

Effective date: 20080609

Free format text: JAPANESE INTERMEDIATE CODE: A02

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080905

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Effective date: 20081016

Free format text: JAPANESE INTERMEDIATE CODE: A911

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20081110

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20081210

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111219

Year of fee payment: 3

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 3

Free format text: PAYMENT UNTIL: 20111219

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 3

Free format text: PAYMENT UNTIL: 20111219

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111219

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 4

Free format text: PAYMENT UNTIL: 20121219

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121219

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131219

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250