JP4542531B2 - Transmission mode conversion structure - Google Patents

Transmission mode conversion structure Download PDF

Info

Publication number
JP4542531B2
JP4542531B2 JP2006228586A JP2006228586A JP4542531B2 JP 4542531 B2 JP4542531 B2 JP 4542531B2 JP 2006228586 A JP2006228586 A JP 2006228586A JP 2006228586 A JP2006228586 A JP 2006228586A JP 4542531 B2 JP4542531 B2 JP 4542531B2
Authority
JP
Japan
Prior art keywords
conductor
dielectric
waveguide
conductor patterns
conversion structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2006228586A
Other languages
Japanese (ja)
Other versions
JP2008054073A (en
Inventor
和久 佐野
一洋 伊藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toko Inc
Original Assignee
Toko Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toko Inc filed Critical Toko Inc
Priority to JP2006228586A priority Critical patent/JP4542531B2/en
Publication of JP2008054073A publication Critical patent/JP2008054073A/en
Application granted granted Critical
Publication of JP4542531B2 publication Critical patent/JP4542531B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Waveguides (AREA)

Description

本発明は、伝送モードの変換構造に係るものである。詳しくは、誘電体導波管の内部に半導体素子を実装するなどのために、誘電体導波管と一体にTEMモードの線路を形成して誘電体導波管の基本モードであるTEモードと結合させる構造に関するものである。   The present invention relates to a transmission mode conversion structure. Specifically, in order to mount a semiconductor element inside the dielectric waveguide, a TEM mode line is formed integrally with the dielectric waveguide, and the TE mode which is a fundamental mode of the dielectric waveguide It relates to the structure to be joined.

誘電体導波管は低損失で小型の伝送線路であり、共振器、フィルタおよびアンテナ等への応用が検討され、実用化されつつある。誘電体導波管を利用して高周波モジュールを構成する場合、誘電体導波管はTEモード導波路であるのに対して半導体素子等の入出力線路はマイクロストリップやコプレーナ線路等のTEMモード導波路であるので、誘電体導波管で構成されたフィルタ等には配線基板の平面回路との接続構造を設ける必要がある。この接続構造を介することによって同じ配線基板の平面回路に半導体素子とともに搭載し、接続することになる。   A dielectric waveguide is a low-loss and small-sized transmission line, and its application to resonators, filters, antennas, and the like has been studied and is being put to practical use. When a high-frequency module is configured using a dielectric waveguide, the dielectric waveguide is a TE mode waveguide, whereas the input / output lines of semiconductor elements and the like are TEM mode conductors such as microstrip and coplanar lines. Since it is a waveguide, it is necessary to provide a connection structure with a planar circuit of a wiring board in a filter or the like composed of a dielectric waveguide. Through this connection structure, the semiconductor device is mounted and connected to a planar circuit on the same wiring board.

しかし、この接続構造はプリント配線基板技術を用いたモジュールの構成方法すなわち接続構造となってしまうので、誘電体導波管の低損失性という利点が活かされないことになる。特にミリ波帯においてはプリント配線基板に形成されたマクロストリップ線路やコプレーナ線路の利用は放射損失が増大するという問題がある。誘電体導波管の内部に半導体素子を搭載(内蔵)できれば誘電体導波管の低損失という特性を最大限に活かす高周波モジュールが得られる。   However, since this connection structure becomes a module configuration method using the printed wiring board technology, that is, a connection structure, the advantage of the low loss property of the dielectric waveguide cannot be utilized. Particularly in the millimeter wave band, the use of a macrostrip line or a coplanar line formed on a printed wiring board has a problem that radiation loss increases. If a semiconductor element can be mounted (built in) inside the dielectric waveguide, a high-frequency module that makes the best use of the low-loss characteristics of the dielectric waveguide can be obtained.

そのためには、誘電体導波管の内部にTEMモード導波路とモード変換構造を一体に形成することが必要となるが、これまで誘電体導波管内部に一体に形成されたTEMモード導波路は実用化されていないだけでなく提案もなされていない。
特開2005−217601号公報 特開2004−187224号公報 特開2002−111312号公報
For this purpose, it is necessary to integrally form the TEM mode waveguide and the mode conversion structure inside the dielectric waveguide. Until now, the TEM mode waveguide integrally formed inside the dielectric waveguide. Has not been put into practical use, nor has it been proposed.
JP 2005-217601 A JP 2004-187224 A Japanese Patent Laid-Open No. 2002-113112

本発明は、誘電体導波管の低損失性を活かした小型のモノリシック構造をモジュールを実現するものである。すなわち、誘電体導波管の内部にTEMモード導波路とモード変換構造を一体に形成し、半導体素子を誘電体導波管内に実装(内蔵)できるモード変換構造を提供するものである。   The present invention realizes a module having a small monolithic structure utilizing the low loss property of a dielectric waveguide. That is, the present invention provides a mode conversion structure in which a TEM mode waveguide and a mode conversion structure are integrally formed inside a dielectric waveguide, and a semiconductor element can be mounted (incorporated) in the dielectric waveguide.

本発明は、誘電体導波管を誘電体基板の接合によって構成し、それらの接合面に形成する導体パターンによってTEM導波路と変換構造を形成することによって、上記の課題を解決するものである。すなわち、接合面に導体パターンが形成された4枚の誘電体基板が接合された伝送モードの変換構造において、内側に位置する2枚の薄い誘電体基板間に、一端側に引き出されるコプレーナ線路を構成する導体ストリップが中央側でコプレーナ線路からスロット線路に変換され、他端側に向かってスロットの幅が広げられた第1の導体パターンを具え、2枚の薄い誘電体基板とそれらの外側に配置される厚い誘電体基板との間に、第1の導体パターンのコプレーナ線路に対向する位置にアース導体となる第2および第3の導体パターンをそれぞれ具えたことに特徴を有するものである。 The present invention solves the above-described problems by forming a dielectric waveguide by bonding dielectric substrates and forming a TEM waveguide and a conversion structure by a conductor pattern formed on the bonding surfaces thereof. . That is, in a transmission mode conversion structure in which four dielectric substrates having conductor patterns formed on the bonding surface are bonded , a coplanar line drawn to one end is provided between two thin dielectric substrates positioned inside. A conductor strip to be formed is converted from a coplanar line to a slot line on the center side, and includes a first conductor pattern in which the width of the slot is widened toward the other end side , and two thin dielectric substrates and outside of them The present invention is characterized in that second and third conductor patterns serving as ground conductors are respectively provided at positions facing the coplanar line of the first conductor pattern between the thick dielectric substrate to be disposed.

誘電体導波管内部に形成されたコプレーナ線路状の導波路を伝播するTEMモードは、スロット線路を経て誘電体導波管の基本モードであるTEモードへ変換される。線路は全て誘電体導波管の外部電極に覆われているので、放射損が存在せず、低損失の変換が行なわれる。そして、誘電体導波管の内部にTEMモードの導波路が設けられるため、ここにダイオード、トランジスタおよびMMICなどの半導体素子を搭載することができる。このTEMモード導波路はコプレーナ線路状であるのでフリップチップ実装にも対応している。TEMモードの導波路部分は2つのシールドパターンで挟まれるのでTEMモードのみが伝播可能となるので、複数のモードの混在による特性の劣化を防ぐことができる。   The TEM mode propagating through the coplanar line-shaped waveguide formed inside the dielectric waveguide is converted to the TE mode, which is the fundamental mode of the dielectric waveguide, through the slot line. Since all the lines are covered with the external electrodes of the dielectric waveguide, there is no radiation loss and low-loss conversion is performed. Since a TEM mode waveguide is provided inside the dielectric waveguide, semiconductor elements such as diodes, transistors, and MMICs can be mounted thereon. Since this TEM mode waveguide has a coplanar line shape, it is compatible with flip chip mounting. Since the waveguide portion of the TEM mode is sandwiched between two shield patterns, only the TEM mode can be propagated, so that deterioration of characteristics due to the mixture of a plurality of modes can be prevented.

以下、図面を参照して、本発明の実施例について説明する。本発明による伝送モードの変換構造はTEMモードのコプレーナ線路が内蔵された誘電体導波管で、図3に示すように外観は直方体の誘電体ブロック10となる。図1はその誘電体ブロックの分解斜視図で、4枚の誘電体基板11〜14とその間に形成される3つの導体パターン15−17、18、19で構成される。誘電体基板は、外側に位置する2枚の厚い誘電体基板11、12と、内側に位置する2枚の薄い誘電体基板からなり、その接合面に導体パターン15〜19が印刷された後に接合されることによって一体化されてブロック化される。   Embodiments of the present invention will be described below with reference to the drawings. The transmission mode conversion structure according to the present invention is a dielectric waveguide in which a TEM mode coplanar line is built, and has a rectangular parallelepiped dielectric block 10 as shown in FIG. FIG. 1 is an exploded perspective view of the dielectric block, which includes four dielectric substrates 11 to 14 and three conductor patterns 15-17, 18, and 19 formed therebetween. The dielectric substrate consists of two thick dielectric substrates 11 and 12 located on the outer side and two thin dielectric substrates located on the inner side, and bonded after conductor patterns 15 to 19 are printed on the bonding surface. Are integrated into a block.

図2は3つの導体パターンの正面図を示すもので、中央に位置する導体パターン15〜17とそれらを両側から挟んで対向する2つの導体パターン18、19の3つの導体パターンが誘電体基板間に形成される。中央に位置する導体パターン15〜17は図の左側にコプレーナ線路を3つの導体パターンで構成している。導体ストリップ15を含む導体パターンと、それを平面的に両側から挟む導体パターン16、17からなる構造を採用している。中央に位置する導体ストリップ15は中央で折り曲げられて一方の外側に引き出されて接合後にはアース導体と接続される。導体パターン18、19は図の左側の導体ストリップ15の位置において両側から導体ストリップ15を挟むように形成されており、導体ストリップ15のなくなる位置から右側では両側近傍にのみ細い導体パターンとして存在している。   FIG. 2 shows a front view of three conductor patterns. The conductor patterns 15 to 17 located in the center and the two conductor patterns 18 and 19 facing each other across the both sides are between the dielectric substrates. Formed. The conductor patterns 15 to 17 located in the center are formed of three conductor patterns on the left side of the figure. A structure comprising a conductor pattern including a conductor strip 15 and conductor patterns 16 and 17 sandwiching the conductor pattern 15 from both sides in a plane is adopted. The conductor strip 15 located at the center is bent at the center and pulled out to one outer side, and connected to the ground conductor after joining. The conductor patterns 18 and 19 are formed so as to sandwich the conductor strip 15 from both sides at the position of the conductor strip 15 on the left side of the figure, and are present as thin conductor patterns only near the both sides on the right side from the position where the conductor strip 15 disappears. Yes.

誘電体基板13、14間の中央の接合部に設けられる導体パターン15〜17は、図の左側ではコプレーナ線路とみなされ、途中でスロット線路に変換される構造とみなすことができる。スロット変換された位置から右側では、誘電体導波管のTEモードと整合を得るためにスロットの幅が段階的に広げられている。他の接合面に設けられた導体パターン18、19は誘電体ブロックを覆うアース導体に接続されており、コプレーナ線路部分を挟んで覆うようにシールドしており、これによってコプレーナ線路部分ではTEMモードのみが伝播可能となっている。誘電体基板の接合面に導体パターンを印刷等によって形成した後に接合することによって内部に導体パターンを具えた誘電体ブロックが形成される。   The conductor patterns 15 to 17 provided at the central joint between the dielectric substrates 13 and 14 are regarded as a coplanar line on the left side of the drawing, and can be regarded as a structure converted into a slot line on the way. On the right side from the slot converted position, the slot width is gradually increased in order to obtain matching with the TE mode of the dielectric waveguide. Conductor patterns 18 and 19 provided on other joint surfaces are connected to a ground conductor that covers the dielectric block, and are shielded so as to cover the coplanar line portion, so that only the TEM mode is applied to the coplanar line portion. Can be propagated. By forming a conductor pattern on the bonding surface of the dielectric substrate by printing or the like and then bonding it, a dielectric block having a conductor pattern inside is formed.

図4は誘電体導波管内部に形成された導波路の断面で見た電界分布の模式図である。(a)はTEMモード、(b)はTEモードを示している。本発明において、図1〜図3で示す左側のコプレーナ線路部分では同軸線路と類似したTEMモードの導波路となり、電界は中心導体から放射状に広がる。それに対して右側の誘電体導波管では中心導体が存在しないので、TEMモードは伝播せず、TEモードの導波路となって電界は垂直方向成分が主体となる。   FIG. 4 is a schematic diagram of the electric field distribution seen in the cross section of the waveguide formed inside the dielectric waveguide. (A) shows the TEM mode, and (b) shows the TE mode. In the present invention, the left coplanar line portion shown in FIGS. 1 to 3 is a TEM mode waveguide similar to the coaxial line, and the electric field spreads radially from the central conductor. On the other hand, since the center conductor does not exist in the dielectric waveguide on the right side, the TEM mode does not propagate and becomes a TE mode waveguide, and the electric field mainly includes a vertical component.

図5は、図4の断面構造においてシールドパターンがない場合とある場合について、一番目と2番目の伝播モードの位相定数を計算した結果を示す。シールドパターンを設けることにより28GHz以下の周波数では高次モードが遮断状態となって1番目のモード(TEMモード)だけが伝播可能となっていることがわかる。   FIG. 5 shows the calculation results of the phase constants of the first and second propagation modes for the case where there is no shield pattern in the cross-sectional structure of FIG. It can be seen that by providing the shield pattern, the high-order mode is cut off at a frequency of 28 GHz or less, and only the first mode (TEM mode) can propagate.

また、変換構造の特性を電磁界解析により計算した結果を図6に示す。この計算例では20GHzから26GHzの周波数範囲で、反射損失20dB以上の広帯域な変換特性が得られていることが分かる。これらの計算例では誘電体基板として比誘電率4.5の誘電体材料を用い、中央部2枚の誘電体基板の厚みを0.3mmとし、外側の2枚の誘電体基板の厚みを2.1mmとしているので、結果として誘電体導波管(ブロック)断面の長辺寸法は4.8mmとなっている。なお、短辺寸法は2.5mmとしている。   Moreover, the result of having calculated the characteristic of the conversion structure by electromagnetic field analysis is shown in FIG. In this calculation example, it can be seen that a broadband conversion characteristic with a reflection loss of 20 dB or more is obtained in the frequency range of 20 GHz to 26 GHz. In these calculation examples, a dielectric material having a dielectric constant of 4.5 is used as the dielectric substrate, the thickness of the two dielectric substrates in the center is 0.3 mm, and the thickness of the outer two dielectric substrates is 2.1 mm. As a result, the long side dimension of the dielectric waveguide (block) cross section is 4.8 mm. The short side dimension is 2.5 mm.

コプレーナ線路状のTEMモード導波路を設けたことにより、誘電体導波管内部にダイオードやトランジスタあるいはMMIC等の半導体素子を実装する(内蔵する)ことができる。図7はチップ状の半導体素子20を実装する例を示したものである。この場合、半導体チップを誘電体導波管の内部に収容できるように誘電体基板の一部をくり抜いた構造を示している。   By providing a coplanar line-shaped TEM mode waveguide, a semiconductor element such as a diode, a transistor, or an MMIC can be mounted (built in) inside the dielectric waveguide. FIG. 7 shows an example in which a chip-like semiconductor element 20 is mounted. In this case, a structure is shown in which a part of the dielectric substrate is cut out so that the semiconductor chip can be accommodated in the dielectric waveguide.

本発明は、上記の例に限られるものではなく、誘電体ブロック内にコプレーナ線路、スロット線路および誘電体導波管が一体に形成されるものであれば適用でき、さらにコプレーナ線路誘電体導波管と他の素子や線路を接続することもできる。 The present invention is not limited to the above example, coplanar line in the dielectric block can be applied as long as the slot line and the dielectric waveguide is formed integrally with further dielectric waveguide to coplanar waveguide The wave tube can be connected to other elements and lines.

本発明によれば、誘電体導波管を高周波モジュールに利用することが可能となり、半導体素子を誘電体導波管内に組み込んだ小型で低損失の高周波モジュールを実現することが容易となる。   According to the present invention, it is possible to use a dielectric waveguide for a high-frequency module, and it becomes easy to realize a small and low-loss high-frequency module in which a semiconductor element is incorporated in the dielectric waveguide.

本発明の実施例を示す分解斜視図The exploded perspective view which shows the Example of this invention 導体パターンの正面図Front view of conductor pattern 本発明の実施例を示す斜視図The perspective view which shows the Example of this invention モードの説明図Explanation of mode 位相定数の説明図Illustration of phase constant 変換特性の説明図Illustration of conversion characteristics 本発明の他の実施例を示す斜視図The perspective view which shows the other Example of this invention.

符号の説明Explanation of symbols

10:誘電体ブロック
11〜14:誘電体基板
15〜19:導体パターン
20:半導体素子
10: Dielectric block
11-14: Dielectric substrate
15-19: Conductor pattern
20: Semiconductor element

Claims (2)

接合面に導体パターンが形成された4枚の誘電体基板が接合された伝送モードの変換構造において、
内側に位置する2枚の薄い誘電体基板間に、一端側に引き出されるコプレーナ線路を構成する導体ストリップが中央側でコプレーナ線路からスロット線路に変換され、他端側に向かってスロットの幅が広げられた第1の導体パターンを具え、
2枚の薄い誘電体基板とそれらの外側に配置される厚い誘電体基板との間に、第1の導体パターンのコプレーナ線路に対向する位置にアース導体となる第2および第3の導体パターンをそれぞれ具えたことを特徴とする伝送モードの変換構造。
In the transmission mode conversion structure in which four dielectric substrates having conductor patterns formed on the bonding surfaces are bonded,
Between the two thin dielectric substrates located on the inner side, the conductor strip constituting the coplanar line drawn to one end side is converted from the coplanar line to the slot line on the central side, and the width of the slot increases toward the other end side. A first conductor pattern formed,
Between the two thin dielectric substrates and the thick dielectric substrate arranged outside them, the second and third conductor patterns serving as the ground conductors are disposed at positions facing the coplanar lines of the first conductor patterns. A transmission mode conversion structure characterized by having each of them.
接合面に導体パターンが形成された4枚の誘電体基板が接合された伝送モードの変換構造において、
内側に位置する2枚の薄い誘電体基板間に、コプレーナ線路を構成する導体ストリップがコプレーナ線路からスロット線路に変換され、コプレーナ線路の反対側に向かってスロットの幅が広げられた第1の導体パターンを具え、
2枚の薄い誘電体基板とそれらの外側に配置される厚い誘電体基板との間に、第1の導体パターンのコプレーナ線路に対向する位置にアース導体となる第2および第3の導体パターンをそれぞれ具えたことを特徴とする伝送モードの変換構造。
In the transmission mode conversion structure in which four dielectric substrates having conductor patterns formed on the bonding surfaces are bonded,
Between two thin dielectric substrate located inside the conductor strip constituting the coplanar line is converted from the coplanar line to the slot line, a first conductor width of the slot toward the opposite side of the coplanar line spreads With patterns,
Between the two thin dielectric substrates and the thick dielectric substrate arranged outside them, the second and third conductor patterns serving as the ground conductors are disposed at positions facing the coplanar lines of the first conductor patterns. A transmission mode conversion structure characterized by having each of them.
JP2006228586A 2006-08-25 2006-08-25 Transmission mode conversion structure Active JP4542531B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2006228586A JP4542531B2 (en) 2006-08-25 2006-08-25 Transmission mode conversion structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006228586A JP4542531B2 (en) 2006-08-25 2006-08-25 Transmission mode conversion structure

Publications (2)

Publication Number Publication Date
JP2008054073A JP2008054073A (en) 2008-03-06
JP4542531B2 true JP4542531B2 (en) 2010-09-15

Family

ID=39237668

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006228586A Active JP4542531B2 (en) 2006-08-25 2006-08-25 Transmission mode conversion structure

Country Status (1)

Country Link
JP (1) JP4542531B2 (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5983406A (en) * 1982-11-05 1984-05-14 Mitsubishi Electric Corp Fin line balanced mixer
JPS6258908U (en) * 1985-09-30 1987-04-11
JPH05251942A (en) * 1992-03-05 1993-09-28 Mitsubishi Electric Corp Frequency converter
JP2000196344A (en) * 1998-12-25 2000-07-14 Toshiba Corp Antenna device
JP2005142884A (en) * 2003-11-07 2005-06-02 Toko Inc Input/output coupling structure for dielectric waveguide
JP2006005846A (en) * 2004-06-21 2006-01-05 Mitsubishi Electric Corp Waveguide microstrip line transformer

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2871951B1 (en) * 2004-06-17 2006-09-08 Cnes Epic TRANSITION DEVICE ENABLES A WAVEGUIDE AND TWO REDUNDANT CIRCUITS EACH COUPLE TO A COPLANAR LINE

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5983406A (en) * 1982-11-05 1984-05-14 Mitsubishi Electric Corp Fin line balanced mixer
JPS6258908U (en) * 1985-09-30 1987-04-11
JPH05251942A (en) * 1992-03-05 1993-09-28 Mitsubishi Electric Corp Frequency converter
JP2000196344A (en) * 1998-12-25 2000-07-14 Toshiba Corp Antenna device
JP2005142884A (en) * 2003-11-07 2005-06-02 Toko Inc Input/output coupling structure for dielectric waveguide
JP2006005846A (en) * 2004-06-21 2006-01-05 Mitsubishi Electric Corp Waveguide microstrip line transformer

Also Published As

Publication number Publication date
JP2008054073A (en) 2008-03-06

Similar Documents

Publication Publication Date Title
US6822532B2 (en) Suspended-stripline hybrid coupler
US6674347B1 (en) Multi-layer substrate suppressing an unwanted transmission mode
JP4568235B2 (en) Transmission line converter
US6483406B1 (en) High-frequency module using slot coupling
JP2001320208A (en) High frequency circuit, module and communication equipment using the same
US20080074204A1 (en) High-Frequency Oscillator Circuit and Transmitter-Receiver
JP3457802B2 (en) High frequency semiconductor device
JPH08139504A (en) Waveguide and plane line converter
US20050200424A1 (en) Microstripline waveguide converter
KR960006457B1 (en) Broadband microstrip to slotline transition
US20120182093A1 (en) Microwave filter
JP3923891B2 (en) Connection structure of cavity waveguide and dielectric waveguide
JP3067675B2 (en) Planar dielectric integrated circuit
JP2000244212A (en) Waveguide/transmission line converter
JP3119191B2 (en) Planar dielectric integrated circuit
JP4542531B2 (en) Transmission mode conversion structure
JP3008939B1 (en) High frequency circuit board
JP3398282B2 (en) High frequency semiconductor device
JPH07120888B2 (en) Multi-plane waveguide coupler
JP4200684B2 (en) Waveguide / transmission line converter
JP2000174515A (en) Coplanar waveguide - waveguide converter
JPWO2005020367A1 (en) Planar dielectric line, high-frequency active circuit, and transceiver
JP2004312217A (en) Waveguide dielectric filter
JP6907916B2 (en) High frequency circuit
JP7077137B2 (en) Transmission lines and connectors

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090622

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100112

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100406

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100423

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100601

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100625

R150 Certificate of patent or registration of utility model

Ref document number: 4542531

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130702

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350