JP2004288989A - Multilayer printed circuit board and method for producing the same - Google Patents

Multilayer printed circuit board and method for producing the same Download PDF

Info

Publication number
JP2004288989A
JP2004288989A JP2003080942A JP2003080942A JP2004288989A JP 2004288989 A JP2004288989 A JP 2004288989A JP 2003080942 A JP2003080942 A JP 2003080942A JP 2003080942 A JP2003080942 A JP 2003080942A JP 2004288989 A JP2004288989 A JP 2004288989A
Authority
JP
Japan
Prior art keywords
multilayer printed
printed wiring
ivh
wiring board
via hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003080942A
Other languages
Japanese (ja)
Other versions
JP4742485B2 (en
Inventor
Shigeru Sugino
成 杉野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP2003080942A priority Critical patent/JP4742485B2/en
Publication of JP2004288989A publication Critical patent/JP2004288989A/en
Application granted granted Critical
Publication of JP4742485B2 publication Critical patent/JP4742485B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To directly and surely connect only specific inner layers IVH with each other. <P>SOLUTION: A method for producing a multilayer printed circuit board where a plurality of IVH boards are laminated inserting an insulator layer previously clogs the inner layer sites of via holes IVHa and IVHb connecting respective IVH boards 10A and 10B with each other, and arranges a conductive paste 33 through at the same coordinates as those of the via hole of the insulator layer 30. In the case of laminating, the method connects the inner layer lands of the respective via holes IVHa and IVHb with the conductive paste 33. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

【0001】
【発明の属する技術分野】
本発明は多層プリント配線板及びその製造方法に関し、更に詳しくは、絶縁体層を挟んで複数のIVH(interstitial via hole)基板を積層する多層プリント配線板及びその製造方法に関する。
【0002】
近年、回路密度の上昇に伴い、配線の自由度を上げ、かつ基板スペースを有効利用するものとして、非貫通なスルーホール{インタースティシャルバイアホール(interstitial via hole)、以下、IVHとも称す)を有する多層プリント配線板が普及している。
【0003】
【従来の技術】
従来は、複数の両面スルーホール基板5を、プリプレグ絶縁層6により多層に積層する際に、中間のプリプレグ絶縁層6が溶融して各スルーホール孔内に充填してブラインドバイアホール11を形成すると共に、導電性ペースト8により内層間回路を互いに接続し、インナーバイアホール的な導通12を形成するもの、が知られている(特許文献1)。
【0004】
また、従来は、複数のプリント配線基板11を積層状態で接続するIVH基板において、各プリント配線基板上の配線パターン14間を導電性粒子16aを絶縁シート16b内に分散して成る異方性導電シート16又は異方性導電接着剤から成る接続手段により接続したもの、が知られている(特許文献2)。
【0005】
【特許文献1】
特開平5−90762号公報(要約、図)。
【0006】
【特許文献2】
特開平11−298148号公報(要約、図)。
【0007】
【発明が解決しようとする課題】
ところで、IVHは元々貫通めっきスルーホールを形成する技術によって作られているため、その中心は空洞になっており、積層の際には、この空隙をふさぐ必要がある。このため、IVH同士を電気的に接続するには、上記特許文献1に示す如く、各IVHから導体パターンを別の場所に引き出して、これらの間を導電性ペースト8で接続する必要があった。そうしないと、積層の際には、導電性ペースト8が空洞内に染み込んでしまい、IVH間を確実に接続できる保証が得られないためである。
【0008】
一方、上記特許文献2の異方性導電シートは、絶縁剤に導体を混ぜたものであり、力をかけた方向にだけ導体同士が接続して板厚みの方向にのみ導通が得られるものであるが、非導通としたい箇所には予めレジスト15を塗布する必要があり、よって局所的に導通させる作業が煩雑であるばかりか、層間絶縁の信頼性が低かった。
【0009】
このように、従来のIVH多層プリント配線板技術では、特定の内層IVH同士のみを直接に張り合わせる技術が無いため、導体配線の自由度を上げ、かつ基板スペースを有効利用する上で限界があった。
【0010】
本発明は上記従来技術の問題点に鑑みなされたもので、その目的とする所は、特定の内層IVH間のみを直接かつ確実に接続可能な多層プリント配線板及びその製造方法を提供することにある。
【0011】
【課題を解決するための手段】
上記の課題は例えば図2の構成により解決される。即ち、本発明(1)の多層プリント配線板の製造方法は、絶縁体層を挟んで複数のIVH基板を積層する多層プリント配線板の製造方法であって、予め各IVH基板10A,10B中の互いに接続するバイアホールIVHa,IVHb内層部位を樹脂19で塞ぎ、かつ絶縁体層30の前記バイアホールと同一座標に導電性ペースト33を貫通配置し、積層の際に、前記各バイアホールIVHa,IVHbの内層ランド間を導電性ペースト33により接続するものである。
【0012】
本発明(1)によれば、予め各IVH基板10A,10B中の互いに接続するバイアホールIVHa,IVHbの内層部位を樹脂19で塞いでおくため、積層の際には、導電性ペースト33が各バイアホールIVHa,IVHbの空洞内に入り込んでしまうことも無く、導電性ペースト33と各内層ランドとの確実な接続が得られる。従って、特定の内層IVHa,IVHb間のみを直接かつ確実に接続可能となり、よって配線の自由度を上げ、かつ基板スペースの有効利用が図れる。
【0013】
本発明(2)では、上記本発明(1)において、例えば図3に示す如く、予めバイアホールIVHa,IVHbの内層部位の樹脂19の一部を除去して凹部20を形成して後、積層するものである。従って、積層の際には、導電性ペースト33の一部がIVHa,IVHbの各凹部20内に入り込み、よって、これらの間にはより一層確実な接続が得られる。
【0014】
また上記の課題は例えば図2の構成により解決される。即ち、本発明(3)の多層プリント配線板は、絶縁体層を挟んで複数のIVH基板を積層してなる多層プリント配線板であって、各IVH基板10A,10B中の同一座標に設けられたバイアホールIVHa,IVHbであってその内層部位を樹脂19で塞がれたものと、絶縁体層30中の前記同一座標に貫通配置された導電性樹脂33であって各バイアホールIVHa,IVHbの内層ランド間を接続するもの、とを備えるものである。
【0015】
本発明(4)では、上記本発明(3)において、例えば図3に示す如く、接続する各バイアホールIVHa,IVHbの内層部位に設けられた凹部20に導電性樹脂33が侵入しているものである。
【0016】
本発明(5)では、上記本発明(3)又は(4)において、例えば図5に示す如く、接続する各バイアホールのめっき前の下孔径をφ1、バイアホールの内層ランド外周直径をφ2とする場合に、該内層ランド間に接続する導電性樹脂33の断面直径φが次式、
φ1≦φ≦{φ1+(φ2−φ1)/2}
の範囲内にあるものである。従って、積層の際に、絶縁体層30とIVH基板10との間に多少の位置ずれがあっても、接続する各バイアホールIVHa,IVHbと導電性ペースト33との間には確実な接続が得られる。
【0017】
【発明の実施の形態】
以下、添付図面に従って本発明に好適なる複数の実施の形態を詳細に説明する。なお 、全図を通して同一符号は同一又は相当部分を示すものとする。
【0018】
図1,図2は第1の実施の形態による多層プリント配線板の製法を示す図(1),(2)であり、少なくともインナーバイアホール(inner via hole)を形成する部分のIVH内層空洞部を予め樹脂で塞いだ場合を示している。ここで、インナーバイアホール(ベリードバイアホールとも呼ぶ)は内層の別々の導体間を接続するための貫通孔を意味する。
【0019】
まず、図1(A)に示す如く、基材(ガラスエポキシ樹脂等)11の両面に銅箔12a,12bを設けた両面銅張積層板13をベースとなし、図1(B)に示す如く、IVHを設ける個所に貫通孔14を穿孔する。次に図1(C)に示す如く、銅張積層板13の全面に銅めっき15を施し、めっき貫通孔16を有する両面スルーホール基板17を形成する。次に図1(D)に示す如く、両面スルーホール基板17に必要なエッチングを施して導体回路パターンを形成し、こうしてプリント配線板10Aを形成する。ここで、18はランドである。なお、上記エッチングは少なくとも積層する内層面に行えばよい。そして、図1(E)に示す如く、めっき貫通孔16の空洞部にエポキシ樹脂等による熱硬化性樹脂19を埋め込み、予め加熱、硬化させておく。なお、樹脂19は、少なくともめっき貫通孔16の内層面側を塞ぐものであれば良い。また、樹脂19は導電性であっても良い。
【0020】
一方、図2(A)に示す如く、プリプレグ絶縁層31のインナーバイアホールを必要とする箇所に貫通孔32を穿孔する。プリプレグ絶縁層(prepreg)31は、ガラス布補強材に未硬化の熱硬化性樹脂を含浸させ、半硬化のBステージ状態にした接着シートである。更に、この貫通孔32に導電性ペースト33を印刷等により塗布する。導電性ペースト33は、カーボン(C),銀(Ag)又は銅(Cu)の微粒子を高濃度で粘性のある熱可塑性樹脂のバインダに混ぜ合わせたペーストである。こうして、プリプレグ材30を形成する。
【0021】
次に、図2(B)に示す如く、中間のプリプレグ材30を挟むようにして、2枚のプリント配線板10A,10Bを配置し、更に、図2(C)に示す如く、この状態で加熱・加圧することにより多層プリント配線板10を形成する。その際には、中間のプリプレグ材30が溶融してプリント配線板10A,10Bの各内層面に接着する。同時に、導電性ペースト33がIVHa,IVHbの銅メッキランド面18と接続してIVHa,IVHb間を導通させる。このとき、IVHa,IVHbの各内層面部は予め樹脂19により塞がれているため、IVHa,IVHb間は適当な量の導電性ペースト33によって確実な接続が得られる。
【0022】
図3は第2の実施の形態による多層プリント配線板の製法を示す図で、接続するIVHa,IVHb内を塞いだ各樹脂層に、導電性ペースト33が適量だけ侵入するための凹部を設けた場合を示している。まず、図3(A)に示す如く、少なくとも接続するIVHa,IVHbを塞ぐ樹脂19につき、導電性ペースト33と接続する部分に予め凹部20を設けておく。この凹部20は、樹脂19を溶かす薬品等により形成できる。更に、中間のプリプレグ材30を挟むようにして、2枚のプリント配線板10A,10Bを配置し、図3(C)に示す如く、この状態で加熱・加圧することにより多層プリント配線板10を形成する。その際には、IVHa,IVHbの各内層面部には予め凹部20が形成されているため、各IVHa,IVHb内壁の一部露出部分に導電性ペースト33が侵入・接着して硬化され、これによりIVHa,IVHb間には広い面積を介した接着により、より確実な電気的接続特性が得られる。
【0023】
図4は他の実施の形態による多層プリント配線板の製法を示す図で、プリント基板10とプリプレグ材30の層数を増すことにより基板多層数を増した場合を示している。上記同様にして、プリント基板10A,10B,10Cの間にプリプレグ材30A,30Bを挿入し、これらを過熱・加圧・接着する。その際には、IVHa,IVHb間を導電性ペースト33aで接続し、かつIVHc,IVHd間を導電性ペースト33bで接続し、こうして、全体を貫く貫通孔は無いが、同等の効果が得られる多層プリント配線板10を形成している。更には、IVHeと導体パターン21との接続も容易に得られ、配線設計の自由度が向上すると共に、基板スペースの有効利用が図れる。また、外層銅箔に貫通孔用のスルホール銅めっきをする必要がないため、外層銅箔厚が薄くてすみ、パターニング精度が向上する。
【0024】
図5は導電性ペーストの充填孔直径を説明する図である。図5(A)において、IVHの銅めっき前の下孔(ドリル又はレーザ加工によって空けられた孔)径をφ1、IVH内層ランド18の外周直径をφ2とする場合に、該ランド18に接続する導電性ペースト33の断面直径φは次式、
φ1≦φ≦{φ1+(φ2−φ1)/2}
の範囲内にある。従って、積層時のIVHa,IVHbと導電性ペースト33との間に多少の位置ずれがあっても、これらの間には確実な接続が得られる。
このため、下孔の加工精度に余裕があり、本多層プリント配線板が量産可能となる。
【0025】
図5(B)に様々なランド18の外周直径φ2の例を示す。一般に、ランド18の外周形状には円,四角形、八角形等がある。円の場合はその直径がφ2であり、また正方形の場合は1辺がφ2、長方形の場合は短辺がφ2である。更に、八角形を含む多角形の場合はその内接円の直径をφ2とできる。
【0026】
なお、上記各実施の形態では、一例の導電性ペースト33を示したが,他にも、加熱によって金属化するタイプのペーストなど、幅広い材料を適用可能である。
【0027】
また、上記絶縁樹脂19に代えて、予め銅めっき貫通孔16中に導電ペースト33を充填し、硬化させておいても良い。
【0028】
また、上記本発明に好適なる複数の実施の形態を述べたが、本発明思想を逸脱しない範囲内で各部の構成、処理及びこれらの組み合わせの様々な変更が行えることは言うまでも無い。
【0029】
【発明の効果】
以上述べた如く本発明によれば、特定の内層IVH間のみを直接かつ確実に接続可能となるため、導体配線の自由度を上げ、かつ基板スペースの一層の有効利用が図れ、よって多層プリント配線板の高密度化に寄与するところが極めて大きい。
【図面の簡単な説明】
【図1】第1の実施の形態による多層プリント配線板の製法を示す図(1)である。
【図2】第1の実施の形態による多層プリント配線板の製法を示す図(2)である。
【図3】第2の実施の形態による多層プリント配線板の製法を示す図である。
【図4】他の実施の形態による多層プリント配線板の製法を示す図である。
【図5】導電性ペーストの充填孔直径を説明する図である。
【符号の説明】
10 多層プリント配線板
10A,10B プリント配線板
11 基材
12a,12b 銅箔
13 両面銅張積層板
14 貫通孔
15 銅めっき
16 めっき貫通孔
17 両面スルーホール基板
18 ランド(銅箔,銅めっき)
19 熱硬化性樹脂
20 凹部
30 プリプレグ材
31 プリプレグ絶縁層
32 貫通孔
33 導電性ペースト
IVH インタースティシャルバイアホール(interstitial via hole)
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a multilayer printed wiring board and a method of manufacturing the same, and more particularly, to a multilayer printed wiring board in which a plurality of IVH (interstitial via hole) substrates are stacked with an insulator layer interposed therebetween and a method of manufacturing the same.
[0002]
In recent years, as the circuit density has increased, the degree of freedom of wiring has been increased, and a non-penetrating through hole (interstitial via hole) (hereinafter also referred to as IVH) has been proposed as a means for effectively utilizing the board space. Multilayer printed wiring boards having the same have become widespread.
[0003]
[Prior art]
Conventionally, when a plurality of double-sided through-hole substrates 5 are laminated in multiple layers by the prepreg insulating layer 6, the intermediate prepreg insulating layer 6 is melted and filled into each through-hole to form a blind via hole 11. In addition, there is known a device in which inner-layer circuits are connected to each other by a conductive paste 8 to form an inner via-hole conduction 12 (Patent Document 1).
[0004]
Conventionally, in an IVH board in which a plurality of printed wiring boards 11 are connected in a stacked state, conductive particles 16a are dispersed in an insulating sheet 16b between wiring patterns 14 on each printed wiring board. A sheet 16 or a sheet 16 connected by connecting means made of an anisotropic conductive adhesive is known (Patent Document 2).
[0005]
[Patent Document 1]
JP-A-5-90762 (abstract, figure).
[0006]
[Patent Document 2]
JP-A-11-298148 (abstract, figure).
[0007]
[Problems to be solved by the invention]
By the way, since the IVH is originally made by a technique for forming a through-plated through-hole, the center thereof is hollow, and it is necessary to close this gap when laminating. Therefore, in order to electrically connect the IVHs to each other, it is necessary to draw out a conductor pattern from each IVH to another place and connect them with a conductive paste 8 as shown in Patent Document 1. . Otherwise, during lamination, the conductive paste 8 permeates into the cavities, and there is no guarantee that the IVHs can be reliably connected.
[0008]
On the other hand, the anisotropic conductive sheet of Patent Document 2 is a sheet in which a conductor is mixed with an insulating agent, and the conductors are connected only in a direction in which a force is applied, so that conduction is obtained only in the direction of the plate thickness. However, it is necessary to apply a resist 15 in advance to a portion to be made non-conductive, so that the work of making the local conduction is complicated, and the reliability of interlayer insulation is low.
[0009]
As described above, in the conventional IVH multilayer printed wiring board technology, there is no technology for directly bonding only specific inner layers IVH to each other. Therefore, there is a limit in increasing the degree of freedom of the conductor wiring and effectively using the board space. Was.
[0010]
SUMMARY OF THE INVENTION The present invention has been made in view of the above-described problems of the related art, and an object of the present invention is to provide a multilayer printed wiring board capable of directly and reliably connecting only specific inner layers IVH and a method of manufacturing the same. is there.
[0011]
[Means for Solving the Problems]
The above problem is solved, for example, by the configuration of FIG. That is, the method for manufacturing a multilayer printed wiring board of the present invention (1) is a method for manufacturing a multilayer printed wiring board in which a plurality of IVH boards are laminated with an insulator layer interposed therebetween, and the method for manufacturing the multilayer printed wiring boards beforehand in each of the IVH boards 10A and 10B Inner layer portions of the via holes IVHa and IVHb connected to each other are closed with a resin 19, and a conductive paste 33 is disposed so as to penetrate the insulator layer 30 at the same coordinates as the via holes, so that the via holes IVHa and IVHb Are connected by a conductive paste 33.
[0012]
According to the present invention (1), since the inner layer portions of the via holes IVHa and IVHb connected to each other in each of the IVH substrates 10A and 10B are previously closed with the resin 19, the conductive paste 33 is applied to each of the IVH substrates 10A and 10B at the time of lamination. A reliable connection between the conductive paste 33 and each inner layer land can be obtained without entering the cavities of the via holes IVHa and IVHb. Therefore, only the specific inner layers IVHa and IVHb can be directly and reliably connected, thereby increasing the degree of freedom of wiring and effectively utilizing the board space.
[0013]
In the present invention (2), in the above-mentioned present invention (1), for example, as shown in FIG. 3, a part of the resin 19 in the inner layer portion of the via holes IVHa and IVHb is removed in advance to form the concave portion 20, and then the laminate is formed. Is what you do. Therefore, at the time of lamination, a part of the conductive paste 33 enters each of the recesses 20 of IVHa and IVHb, so that a more reliable connection can be obtained between them.
[0014]
The above-mentioned problem is solved by, for example, the configuration shown in FIG. That is, the multilayer printed wiring board of the present invention (3) is a multilayer printed wiring board obtained by laminating a plurality of IVH boards with an insulator layer interposed therebetween, and is provided at the same coordinates in each of the IVH boards 10A and 10B. Via holes IVHa and IVHb whose inner layer portions are closed with resin 19 and conductive resin 33 penetrating through the insulator layer 30 at the same coordinates as the via holes IVHa and IVHb. Connecting between the inner layer lands.
[0015]
According to the present invention (4), in the present invention (3), for example, as shown in FIG. 3, the conductive resin 33 penetrates into the concave portion 20 provided in the inner layer portion of each of the connected via holes IVHa and IVHb. It is.
[0016]
In the present invention (5), in the above-mentioned present invention (3) or (4), as shown in FIG. 5, for example, the diameter of each prepared via hole before plating is φ1, and the outer diameter of the inner layer land of the via hole is φ2. In this case, the sectional diameter φ of the conductive resin 33 connected between the inner-layer lands is expressed by the following formula:
φ1 ≦ φ ≦ {φ1 + (φ2-φ1) / 2}
Are in the range of Therefore, even when there is a slight displacement between the insulator layer 30 and the IVH substrate 10 during the lamination, a reliable connection is established between each of the via holes IVHa and IVHb to be connected and the conductive paste 33. can get.
[0017]
BEST MODE FOR CARRYING OUT THE INVENTION
Hereinafter, a plurality of embodiments suitable for the present invention will be described in detail with reference to the accompanying drawings. Note that the same reference numerals indicate the same or corresponding parts throughout the drawings.
[0018]
FIGS. 1 and 2 are views (1) and (2) showing a method for manufacturing a multilayer printed wiring board according to the first embodiment, and show at least a portion of an IVH inner layer cavity in which an inner via hole is formed. Is previously covered with resin. Here, the inner via hole (also referred to as a buried via hole) means a through hole for connecting between separate conductors in an inner layer.
[0019]
First, as shown in FIG. 1A, a double-sided copper-clad laminate 13 having copper foils 12a and 12b provided on both sides of a base material (glass epoxy resin or the like) 11 is used as a base, and as shown in FIG. , IVH are formed in the through holes 14. Next, as shown in FIG. 1C, copper plating 15 is applied to the entire surface of the copper-clad laminate 13 to form a double-sided through-hole substrate 17 having a plated through hole 16. Next, as shown in FIG. 1 (D), necessary etching is performed on the double-sided through-hole substrate 17 to form a conductor circuit pattern, and thus the printed wiring board 10A is formed. Here, 18 is a land. Note that the above etching may be performed on at least the inner layer surface to be laminated. Then, as shown in FIG. 1 (E), a thermosetting resin 19 such as an epoxy resin is buried in the cavity of the plating through hole 16 and heated and cured in advance. The resin 19 may be any resin as long as it covers at least the inner surface of the plating through hole 16. Further, the resin 19 may be conductive.
[0020]
On the other hand, as shown in FIG. 2A, a through hole 32 is formed in a portion of the prepreg insulating layer 31 where an inner via hole is required. The prepreg insulating layer (prepreg) 31 is an adhesive sheet in which a glass cloth reinforcing material is impregnated with an uncured thermosetting resin to be in a semi-cured B-stage state. Further, a conductive paste 33 is applied to the through holes 32 by printing or the like. The conductive paste 33 is a paste in which fine particles of carbon (C), silver (Ag), or copper (Cu) are mixed with a high-concentration viscous thermoplastic resin binder. Thus, the prepreg material 30 is formed.
[0021]
Next, as shown in FIG. 2 (B), two printed wiring boards 10A and 10B are arranged so as to sandwich the intermediate prepreg material 30. Further, as shown in FIG. The multilayer printed wiring board 10 is formed by applying pressure. At that time, the intermediate prepreg material 30 is melted and adheres to each inner layer surface of the printed wiring boards 10A and 10B. At the same time, the conductive paste 33 is connected to the copper plating land surface 18 of IVHa and IVHb to make conduction between IVHa and IVHb. At this time, since the inner layer surfaces of the IVHa and IVHb are previously closed with the resin 19, a reliable connection between the IVHa and IVHb can be obtained by an appropriate amount of the conductive paste 33.
[0022]
FIG. 3 is a diagram showing a method of manufacturing a multilayer printed wiring board according to the second embodiment. In each of the resin layers that cover the insides of the connected IVHa and IVHb, a concave portion is provided for the conductive paste 33 to enter by an appropriate amount. Shows the case. First, as shown in FIG. 3A, a concave portion 20 is provided in advance at a portion connected to the conductive paste 33 for at least the resin 19 that blocks the connected IVHa and IVHb. The recess 20 can be formed by a chemical or the like that dissolves the resin 19. Further, the two printed wiring boards 10A and 10B are arranged so as to sandwich the intermediate prepreg material 30, and the multilayer printed wiring board 10 is formed by applying heat and pressure in this state as shown in FIG. . At this time, since the concave portions 20 are formed in advance on the inner layer surfaces of the IVHa and IVHb, the conductive paste 33 penetrates and adheres to partially exposed portions of the inner walls of the IVHa and IVHb, and is cured. As a result, more reliable electrical connection characteristics can be obtained by bonding between IVHa and IVHb via a large area.
[0023]
FIG. 4 is a view showing a method of manufacturing a multilayer printed wiring board according to another embodiment, and shows a case where the number of board multilayers is increased by increasing the number of layers of the printed board 10 and the prepreg material 30. In the same manner as described above, the prepreg materials 30A, 30B are inserted between the printed boards 10A, 10B, 10C, and they are heated, pressed, and bonded. In this case, the conductive paste 33a connects between IVHa and IVHb, and the conductive paste 33b connects between IVHc and IVHd. Thus, there is no through-hole penetrating the whole, but the same effect can be obtained. The printed wiring board 10 is formed. Further, the connection between the IVHe and the conductor pattern 21 can be easily obtained, so that the degree of freedom in wiring design is improved and the board space can be effectively used. In addition, since it is not necessary to perform through-hole copper plating for a through hole on the outer layer copper foil, the outer layer copper foil can be thinner and the patterning accuracy can be improved.
[0024]
FIG. 5 is a view for explaining the diameter of the filling hole of the conductive paste. In FIG. 5A, when the diameter of a prepared hole (hole formed by drilling or laser processing) before copper plating of IVH is φ1 and the outer diameter of the IVH inner layer land 18 is φ2, connection to the land 18 is performed. The sectional diameter φ of the conductive paste 33 is given by the following formula:
φ1 ≦ φ ≦ {φ1 + (φ2-φ1) / 2}
Within the range. Therefore, even if there is some displacement between the IVHa, IVHb and the conductive paste 33 at the time of lamination, a reliable connection can be obtained between them.
For this reason, there is a margin in the processing accuracy of the prepared hole, and the multilayer printed wiring board can be mass-produced.
[0025]
FIG. 5B shows examples of the outer diameter φ2 of various lands 18. Generally, the outer peripheral shape of the land 18 includes a circle, a square, an octagon and the like. In the case of a circle, the diameter is φ2, in the case of a square, one side is φ2, and in the case of a rectangle, the short side is φ2. Further, in the case of a polygon including an octagon, the diameter of the inscribed circle can be φ2.
[0026]
In the above-described embodiments, an example of the conductive paste 33 has been described. However, a wide range of other materials such as a paste which is metalized by heating can be applied.
[0027]
In place of the insulating resin 19, the conductive paste 33 may be filled in the copper plating through hole 16 in advance and cured.
[0028]
Although the preferred embodiments of the present invention have been described above, it is needless to say that various changes can be made in the configurations, processes, and combinations of the components without departing from the spirit of the present invention.
[0029]
【The invention's effect】
As described above, according to the present invention, only the specific inner layers IVH can be directly and reliably connected, so that the degree of freedom of the conductor wiring can be increased and the board space can be more effectively used, and thus the multilayer printed wiring can be used. It greatly contributes to the high density of the plate.
[Brief description of the drawings]
FIG. 1 is a diagram (1) illustrating a method for manufacturing a multilayer printed wiring board according to a first embodiment.
FIG. 2 is a diagram (2) illustrating a method for manufacturing a multilayer printed wiring board according to the first embodiment.
FIG. 3 is a diagram illustrating a method for manufacturing a multilayer printed wiring board according to a second embodiment.
FIG. 4 is a diagram showing a method for manufacturing a multilayer printed wiring board according to another embodiment.
FIG. 5 is a diagram illustrating the diameter of a filling hole of a conductive paste.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 10 Multilayer printed wiring board 10A, 10B Printed wiring board 11 Base material 12a, 12b Copper foil 13 Double-sided copper-clad laminate 14 Through hole 15 Copper plating 16 Plating through hole 17 Double-sided through-hole board 18 Land (copper foil, copper plating)
19 thermosetting resin 20 recess 30 prepreg material 31 prepreg insulating layer 32 through hole 33 conductive paste IVH interstitial via hole

Claims (5)

絶縁体層を挟んで複数のIVH基板を積層する多層プリント配線板の製造方法であって、予め各IVH基板中の互いに接続するバイアホール内層部位を樹脂で塞ぎ、かつ絶縁体層の前記バイアホールと同一座標に導電性ペーストを貫通配置し、積層の際に、前記各バイアホールの内層ランド間を導電性ペーストにより接続することを特徴とする多層プリント配線板の製造方法。What is claimed is: 1. A method for manufacturing a multilayer printed wiring board, comprising: laminating a plurality of IVH substrates with an insulator layer interposed therebetween, wherein the via hole inner layer portions connected to each other in each IVH substrate are closed with a resin in advance, and the via hole of the insulator layer is formed. A method for manufacturing a multilayer printed wiring board, characterized in that a conductive paste is penetrated at the same coordinates as in (1) and the inner lands of the via holes are connected by a conductive paste during lamination. 予めバイアホール内層部位の樹脂の一部を除去して凹部を形成して後、積層することを特徴とする請求項1記載の多層プリント配線板の製造方法。2. The method for manufacturing a multilayer printed wiring board according to claim 1, wherein a concave portion is formed by removing a part of the resin in the via hole inner layer portion in advance, and then laminating. 絶縁体層を挟んで複数のIVH基板を積層してなる多層プリント配線板であって、各IVH基板中の同一座標に設けられたバイアホールであってその内層部位を樹脂で塞がれたものと、絶縁体層中の前記同一座標に貫通配置された導電性樹脂であって各バイアホールの内層ランド間を接続するもの、とを備えることを特徴とする多層プリント配線板。A multilayer printed wiring board formed by laminating a plurality of IVH substrates with an insulator layer interposed therebetween, wherein via holes provided at the same coordinates in each IVH substrate and the inner layer portions of which are closed with a resin. And a conductive resin penetrating through the insulator layer at the same coordinates and connecting between inner lands of each via hole. 接続する各バイアホール内層部位に設けられた凹部に導電性樹脂が侵入していることを特徴とする請求項3記載の多層プリント配線板。4. The multilayer printed wiring board according to claim 3, wherein a conductive resin penetrates into a concave portion provided at an inner layer portion of each via hole to be connected. 接続する各バイアホールのめっき前の下孔径をφ1、バイアホールの内層ランド外周直径をφ2とする場合に、該内層ランド間に接続する導電性樹脂の断面直径φが次式、
φ1≦φ≦{φ1+(φ2−φ1)/2}
の範囲内にあることを特徴とする請求項3又は4記載の多層プリント配線板。
When the pilot hole diameter before plating of each via hole to be connected is φ1 and the outer diameter of the inner layer land of the via hole is φ2, the cross-sectional diameter φ of the conductive resin connected between the inner land is represented by the following formula:
φ1 ≦ φ ≦ {φ1 + (φ2-φ1) / 2}
The multilayer printed wiring board according to claim 3 or 4, wherein
JP2003080942A 2003-03-24 2003-03-24 Multilayer printed wiring board and manufacturing method thereof Expired - Fee Related JP4742485B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003080942A JP4742485B2 (en) 2003-03-24 2003-03-24 Multilayer printed wiring board and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003080942A JP4742485B2 (en) 2003-03-24 2003-03-24 Multilayer printed wiring board and manufacturing method thereof

Publications (2)

Publication Number Publication Date
JP2004288989A true JP2004288989A (en) 2004-10-14
JP4742485B2 JP4742485B2 (en) 2011-08-10

Family

ID=33294660

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003080942A Expired - Fee Related JP4742485B2 (en) 2003-03-24 2003-03-24 Multilayer printed wiring board and manufacturing method thereof

Country Status (1)

Country Link
JP (1) JP4742485B2 (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009158617A (en) * 2007-12-25 2009-07-16 Furukawa Electric Co Ltd:The Multilayer printed board and manufacturing method thereof
CN101472408B (en) * 2007-12-27 2011-09-28 富士通株式会社 Multilayer wiring board and method of manufacturing the same
JP2012054296A (en) * 2010-08-31 2012-03-15 Kyocer Slc Technologies Corp Wiring board and method of manufacturing the same
CN102843876A (en) * 2011-06-24 2012-12-26 富士通株式会社 A method of manufacturing a multilayer circuit board and the multilayer circuit board
CN107155266A (en) * 2017-06-20 2017-09-12 广州兴森快捷电路科技有限公司 Z-direction interconnection line plate and preparation method thereof
WO2017213085A1 (en) * 2016-06-06 2017-12-14 日立化成株式会社 Method for manufacturing multilayer wiring board
WO2017213086A1 (en) * 2016-06-06 2017-12-14 日立化成株式会社 Method for manufacturing multilayer wiring board
CN107734843A (en) * 2017-09-28 2018-02-23 杭州华为数字技术有限公司 circuit board and terminal device
CN110088895A (en) * 2016-12-28 2019-08-02 拓自达电线株式会社 Heat radiating material, heat radiation circuit structure body and its manufacturing method
CN111385981A (en) * 2018-12-29 2020-07-07 深南电路股份有限公司 Printed circuit board with diversified assemblies and manufacturing method thereof
US11057996B2 (en) 2017-01-16 2021-07-06 Fujitsu Interconnect Technologies Limited Circuit board, method of manufacturing circuit board, and electronic device

Cited By (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009158617A (en) * 2007-12-25 2009-07-16 Furukawa Electric Co Ltd:The Multilayer printed board and manufacturing method thereof
CN101472408B (en) * 2007-12-27 2011-09-28 富士通株式会社 Multilayer wiring board and method of manufacturing the same
JP2012054296A (en) * 2010-08-31 2012-03-15 Kyocer Slc Technologies Corp Wiring board and method of manufacturing the same
CN102843876A (en) * 2011-06-24 2012-12-26 富士通株式会社 A method of manufacturing a multilayer circuit board and the multilayer circuit board
JP2020182007A (en) * 2016-06-06 2020-11-05 日立化成株式会社 Method for manufacturing multilayer wiring board
TWI733829B (en) * 2016-06-06 2021-07-21 日商昭和電工材料股份有限公司 Manufacturing method of multilayer circuit board
WO2017213086A1 (en) * 2016-06-06 2017-12-14 日立化成株式会社 Method for manufacturing multilayer wiring board
TWI777958B (en) * 2016-06-06 2022-09-21 日商林克斯泰克股份有限公司 Manufacturing method of multilayer circuit board
JPWO2017213086A1 (en) * 2016-06-06 2019-03-14 日立化成株式会社 Manufacturing method of multilayer wiring board
JPWO2017213085A1 (en) * 2016-06-06 2019-03-28 日立化成株式会社 Manufacturing method of multilayer wiring board
US11291124B2 (en) 2016-06-06 2022-03-29 Lincstech Co., Ltd. Method for manufacturing multilayer wiring board
US11240915B2 (en) 2016-06-06 2022-02-01 Lincstech Co., Ltd. Method for manufacturing multilayer wiring board
WO2017213085A1 (en) * 2016-06-06 2017-12-14 日立化成株式会社 Method for manufacturing multilayer wiring board
CN110088895A (en) * 2016-12-28 2019-08-02 拓自达电线株式会社 Heat radiating material, heat radiation circuit structure body and its manufacturing method
CN110088895B (en) * 2016-12-28 2023-05-23 拓自达电线株式会社 Heat dissipation substrate, heat dissipation circuit structure and manufacturing method thereof
US11057996B2 (en) 2017-01-16 2021-07-06 Fujitsu Interconnect Technologies Limited Circuit board, method of manufacturing circuit board, and electronic device
CN107155266A (en) * 2017-06-20 2017-09-12 广州兴森快捷电路科技有限公司 Z-direction interconnection line plate and preparation method thereof
CN107734843A (en) * 2017-09-28 2018-02-23 杭州华为数字技术有限公司 circuit board and terminal device
CN111385981A (en) * 2018-12-29 2020-07-07 深南电路股份有限公司 Printed circuit board with diversified assemblies and manufacturing method thereof

Also Published As

Publication number Publication date
JP4742485B2 (en) 2011-08-10

Similar Documents

Publication Publication Date Title
JP4742485B2 (en) Multilayer printed wiring board and manufacturing method thereof
JPH0794868A (en) Multilayered wiring board and its manufacture
JP2004273575A (en) Multilayer printed wiring board and its manufacturing method
JPH1041631A (en) Manufacturing method of chip-buried structure high density mounting board
JP4012022B2 (en) Multilayer wiring substrate, base material for multilayer wiring substrate, and manufacturing method thereof
JP3905802B2 (en) Printed wiring board and manufacturing method thereof
JPH06164148A (en) Multilayer printed wiring board
JP3179572B2 (en) Multilayer printed wiring board and method of manufacturing the same
JP4541187B2 (en) Manufacturing method of printed wiring board with built-in membrane element, printed wiring board with built-in film element
JPH06232558A (en) Manufacture of multilayer printed wiring board
JP2004047587A (en) Method for manufacturing wiring circuit board, and wiring circuit board
KR101887754B1 (en) Rigid flexible circuit board manufacturing method
JP3645780B2 (en) Build-up multilayer printed wiring board and manufacturing method thereof
JP2007115954A (en) Multilayer printed wiring board and method of manufacturing same
JP3549063B2 (en) Manufacturing method of printed wiring board
JP2000133943A (en) Manufacture of multilayered board
JP2004281667A (en) Method of manufacturing multilayer wiring board
JPH07221460A (en) Manufacture of multilater printed wiring board
JP2004335921A (en) Multilayer wiring board, substrate for multilayer wiring board, and method for manufacturing these
JPWO2009119600A1 (en) Wiring board manufacturing method and wiring board
JP2001144445A (en) Method for producing multilayer printed wiring board
JP2000286554A (en) Multilayer wiring board and its manufacture
JP2005109299A (en) Multilayer wiring board and its manufacturing method
JPH0210596B2 (en)
JPH05299844A (en) Printed multilayer wiring board and manufacture thereof

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060215

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080619

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080701

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090203

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090302

A911 Transfer of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20090417

A912 Removal of reconsideration by examiner before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20090626

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110317

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110425

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140520

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees