JP2003527755A - ディジタル通信プロセッサ - Google Patents

ディジタル通信プロセッサ

Info

Publication number
JP2003527755A
JP2003527755A JP2000548818A JP2000548818A JP2003527755A JP 2003527755 A JP2003527755 A JP 2003527755A JP 2000548818 A JP2000548818 A JP 2000548818A JP 2000548818 A JP2000548818 A JP 2000548818A JP 2003527755 A JP2003527755 A JP 2003527755A
Authority
JP
Japan
Prior art keywords
processor
data
packet
queue
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000548818A
Other languages
English (en)
Japanese (ja)
Inventor
トーマス・ビー・ブライトマン
アンドリュー・ティー・ブラウン
ジョン・エフ・ブラウン
ジェームス・エー・ファレル
アンドリュー・ディー・ファンク
デビット・ジェイ・フサック
エドワード・ジェイ・マクレラン
ドナルド・エー・プリオレ
マーク・エー・サンキー
ポール・シュミット
Original Assignee
シー・ポート・コーポレーション
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by シー・ポート・コーポレーション filed Critical シー・ポート・コーポレーション
Publication of JP2003527755A publication Critical patent/JP2003527755A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/50—Circuit switching systems, i.e. systems in which the path is physically permanent during the communication
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/56—Routing software
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/24—Traffic characterised by specific attributes, e.g. priority or QoS
    • H04L47/2441—Traffic characterised by specific attributes, e.g. priority or QoS relying on flow classification, e.g. using integrated services [IntServ]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
JP2000548818A 1998-05-08 1999-05-07 ディジタル通信プロセッサ Pending JP2003527755A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US8470698P 1998-05-08 1998-05-08
US60/084,706 1998-05-08
US10582398P 1998-10-27 1998-10-27
US60/105,823 1998-10-27
PCT/US1999/010002 WO1999059078A1 (fr) 1998-05-08 1999-05-07 Processeur de communications numeriques

Publications (1)

Publication Number Publication Date
JP2003527755A true JP2003527755A (ja) 2003-09-16

Family

ID=26771325

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000548818A Pending JP2003527755A (ja) 1998-05-08 1999-05-07 ディジタル通信プロセッサ

Country Status (6)

Country Link
EP (1) EP1082668A1 (fr)
JP (1) JP2003527755A (fr)
KR (1) KR100633755B1 (fr)
CN (1) CN100422976C (fr)
AU (1) AU4071499A (fr)
WO (1) WO1999059078A1 (fr)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7032226B1 (en) 2000-06-30 2006-04-18 Mips Technologies, Inc. Methods and apparatus for managing a buffer of events in the background
US7649901B2 (en) 2000-02-08 2010-01-19 Mips Technologies, Inc. Method and apparatus for optimizing selection of available contexts for packet processing in multi-stream packet processing
US7165257B2 (en) 2000-02-08 2007-01-16 Mips Technologies, Inc. Context selection and activation mechanism for activating one of a group of inactive contexts in a processor core for servicing interrupts
US7058064B2 (en) 2000-02-08 2006-06-06 Mips Technologies, Inc. Queueing system for processors in packet routing operations
US7155516B2 (en) 2000-02-08 2006-12-26 Mips Technologies, Inc. Method and apparatus for overflowing data packets to a software-controlled memory when they do not fit into a hardware-controlled memory
US6965960B2 (en) 2000-03-01 2005-11-15 Realtek Semiconductor Corporation xDSL symbol processor and method of operating same
US6871257B2 (en) * 2002-02-22 2005-03-22 Sandisk Corporation Pipelined parallel programming operation in a non-volatile memory system
FR2856863B1 (fr) * 2003-06-30 2005-08-19 Thales Sa Procede et dispositif de gestion de la redondance d'un reseau de communication redondant
JP2007521688A (ja) 2003-08-27 2007-08-02 トムソン ライセンシング 伝送ネットワークマルチプレクサ
DE602005010215D1 (de) 2004-02-19 2008-11-20 Nxp Bv Elektronische stream-verarbeitungsschaltung mit testzugang
US7370123B2 (en) 2004-10-12 2008-05-06 Nec Electronics Corporation Information processing apparatus
US7831749B2 (en) * 2005-02-03 2010-11-09 Solarflare Communications, Inc. Including descriptor queue empty events in completion events
US8724636B2 (en) * 2008-03-31 2014-05-13 Qualcomm Incorporated Methods of reliably sending control signal
US9129072B2 (en) * 2012-10-15 2015-09-08 Qualcomm Incorporated Virtual GPIO
US10318305B2 (en) 2013-09-06 2019-06-11 Huawei Technologies Co., Ltd. System and method for an asynchronous processor with pepelined arithmetic and logic unit
US9674086B2 (en) * 2013-11-05 2017-06-06 Cisco Technology, Inc. Work conserving schedular based on ranking
CN105791296A (zh) * 2016-03-08 2016-07-20 浪潮集团有限公司 一种网络报文快速加解扰的方法
CN105847233A (zh) * 2016-03-10 2016-08-10 浪潮集团有限公司 一种分字段加密传输的交换机
CN105978681A (zh) * 2016-05-13 2016-09-28 浪潮集团有限公司 一种防窃听的安全交换机
CN112486704B (zh) * 2020-11-27 2024-02-06 中船重工（武汉）凌久电子有限责任公司 一种基于共享存储的多核多处理器同步与通信系统

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4314355A (en) * 1977-05-18 1982-02-02 Martin Marietta Corporation Apparatus and method for receiving digital data at a first rate and outputting the data at a different rate
US4935674A (en) * 1988-12-27 1990-06-19 Rca Licensing Corporation Digitally controlled convergence system
EP0654158A4 (fr) * 1992-08-05 1996-03-27 Sarnoff David Res Center Ordinateur massivement parallele.
US5526051A (en) * 1993-10-27 1996-06-11 Texas Instruments Incorporated Digital television system
US5870436A (en) * 1997-01-02 1999-02-09 Raytheon Company Uniform discrete fourier transform filter parameter encoder

Also Published As

Publication number Publication date
WO1999059078A1 (fr) 1999-11-18
KR20010043460A (ko) 2001-05-25
KR100633755B1 (ko) 2006-10-16
CN100422976C (zh) 2008-10-01
CN1319209A (zh) 2001-10-24
WO1999059078A9 (fr) 2000-06-02
AU4071499A (en) 1999-11-29
EP1082668A1 (fr) 2001-03-14

Similar Documents

Publication Publication Date Title
US7647472B2 (en) High speed and high throughput digital communications processor with efficient cooperation between programmable processing components
JP2003527755A (ja) ディジタル通信プロセッサ
US6226267B1 (en) System and process for application-level flow connection of data processing networks
US7729351B2 (en) Pipelined packet switching and queuing architecture
US5311509A (en) Configurable gigabits switch adapter
US5640399A (en) Single chip network router
US5838904A (en) Random number generating apparatus for an interface unit of a carrier sense with multiple access and collision detect (CSMA/CD) ethernet data network
US5446726A (en) Error detection and correction apparatus for an asynchronous transfer mode (ATM) network device
US5668809A (en) Single chip network hub with dynamic window filter
US6714553B1 (en) System and process for flexible queuing of data packets in network switching
US6430184B1 (en) System and process for GHIH-speed pattern matching for application-level switching of data packets
US6522188B1 (en) High-speed data bus for network switching
US6324164B1 (en) Asynchronous transfer mode (A.T.M.) protocol adapter for a high speed cell switching system
US7000034B2 (en) Function interface system and method of processing issued functions between co-processors

Legal Events

Date Code Title Description
A625 Written request for application examination (by other person)

Free format text: JAPANESE INTERMEDIATE CODE: A625

Effective date: 20060508

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20070411

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20070411

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080820

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20081007

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20081225

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20090108

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090130

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090721