JP2001351945A - Method of manufacturing semiconductor device - Google Patents

Method of manufacturing semiconductor device

Info

Publication number
JP2001351945A
JP2001351945A JP2000167264A JP2000167264A JP2001351945A JP 2001351945 A JP2001351945 A JP 2001351945A JP 2000167264 A JP2000167264 A JP 2000167264A JP 2000167264 A JP2000167264 A JP 2000167264A JP 2001351945 A JP2001351945 A JP 2001351945A
Authority
JP
Japan
Prior art keywords
wiring board
semiconductor element
thermosetting resin
semiconductor
semiconductor device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000167264A
Other languages
Japanese (ja)
Inventor
Yuji Yagi
優治 八木
Satoru Murakawa
哲 村川
Takeo Anpo
武雄 安保
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2000167264A priority Critical patent/JP2001351945A/en
Publication of JP2001351945A publication Critical patent/JP2001351945A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119Arrangement of the bump connectors prior to mounting
    • H01L2224/81191Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body

Landscapes

  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a method by which a semiconductor device which has resistance to changeover aging can be manufactured through a simple process, in order to solve the problem of the change of the connection resistance between a semiconductor and metal balls caused by changeover when a semiconductor is connected electrically to metal balls, by bringing the semiconductor into contact with the balls at the time of mounting the semiconductor using an anisotropic conductive resin. SOLUTION: By making a film of a thermosetting resin 1 formed on a wiring board 5 carrying solder bumps 4 formed on be a surface and a semiconductor element 2 mounted on the board 5 by melting the solder bumps 4 heating, and then the element 2 is fixed on the board 5 through curing the resin 1, not only electrical connection and resin encapsulation can be made at the same time, but also accordingly the process can be simplified. In addition, since the electrical connection is obtained by a metallic bond by soldering, the change in the connection resistance due to changeover aging can be reduced significantly and a high reliability semiconductor device can be realized.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は半田バンプと熱硬化
性樹脂材料を用いてパッケージ形成してなる半導体装置
の製造方法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a semiconductor device in which a package is formed by using a solder bump and a thermosetting resin material.

【0002】[0002]

【従来の技術】近年、小型携帯機器の急速な進展に伴っ
て半導体装置の需要が急速に伸びてきている。それに伴
って、低コストで大量生産に有利な半導体装置の製造方
法が要求されてきている。その要求を実現する製造方法
として、熱硬化性樹脂内部に、NiやAu等の金属ボー
ルを分散させた異方性導電樹脂を用いた方法が提案され
ている。
2. Description of the Related Art In recent years, demand for semiconductor devices has rapidly increased with the rapid development of small portable devices. Accordingly, there has been a demand for a method of manufacturing a semiconductor device which is advantageous at low cost and suitable for mass production. As a manufacturing method for realizing the demand, there has been proposed a method using an anisotropic conductive resin in which metal balls such as Ni and Au are dispersed in a thermosetting resin.

【0003】この製造プロセスは、図3に示す通り、配
線基板上に異方性導電樹脂10の層を形成し(工程
a)、半導体素子2を配線基板5のパターンにアライメ
ントしてマウントし(工程b)、半導体素子2上から加
熱、加圧してなる(工程c)。
In this manufacturing process, as shown in FIG. 3, a layer of an anisotropic conductive resin 10 is formed on a wiring substrate (step a), and the semiconductor element 2 is aligned with the pattern of the wiring substrate 5 and mounted ( Step b), heating and pressurizing from above the semiconductor element 2 (step c).

【0004】この方法は、半導体素子2と配線基板5の
電気的接続と信頼性を向上させるための樹脂封止の工程
が一度に行えるため、低コストで大量生産に有利な製造
方法といえる。また、この場合、半導体素子2と配線基
板5の電気的な導通は、異方性導電樹脂10中の金属ボ
ール11によって得られる。
[0004] This method can be said to be a low-cost and advantageous method for mass production because the resin sealing step for improving the electrical connection and reliability between the semiconductor element 2 and the wiring board 5 can be performed at once. In this case, electrical conduction between the semiconductor element 2 and the wiring board 5 is obtained by the metal balls 11 in the anisotropic conductive resin 10.

【0005】[0005]

【発明が解決しようとする課題】しかしながら、この方
法で作成した半導体装置においては、半導体素子と配線
基板の電気的接続を金属ボールと接触させることで行っ
ているため、経年変化によって接続抵抗値が変動すると
いう問題があった。
However, in the semiconductor device fabricated by this method, the electrical connection between the semiconductor element and the wiring board is made by contacting the metal ball, so that the connection resistance value is changed by aging. There was a problem of fluctuation.

【0006】そこで本発明は、半導体素子と配線基板の
電気的接続を金属結合によって行え、半導体素子と配線
基板の電気的接続と信頼性を向上させるための樹脂封止
の工程が一度に行える半導体装置の製造方法を提供する
ものである。
Accordingly, the present invention provides a semiconductor device in which electrical connection between a semiconductor element and a wiring board can be performed by metal bonding, and a resin sealing step for improving electrical connection and reliability between the semiconductor element and the wiring board can be performed at once. It is intended to provide a method of manufacturing the device.

【0007】[0007]

【課題を解決するための手段】この課題を解決するため
に本発明の半導体装置の製造方法は、半田バンプを介し
て半導体素子と配線基板を電気的に接続してなる半導体
装置の製造方法において、半導体素子または配線基板に
半田バンプを形成し、前記配線基板の前記半導体素子接
続面側に熱硬化性樹脂の膜を形成し、前記熱硬化性樹脂
を介して前記配線基板上に前記半導体素子を搭載し、前
記半田バンプを加熱して溶融させながら前記半導体素子
と前記配線基板の電気的接続を得ると同時に、前記熱硬
化性樹脂も加熱硬化させて前記半導体素子を前記配線基
板上に固定することを特徴としている。この発明によれ
ば、半導体素子と配線基板の電気的接続を半田による金
属結合により得るため、経年変化による接続抵抗値変動
を大幅に低減することができる。
According to the present invention, there is provided a method of manufacturing a semiconductor device, comprising: connecting a semiconductor element to a wiring board via solder bumps; Forming a solder bump on a semiconductor element or a wiring board, forming a film of a thermosetting resin on the semiconductor element connection surface side of the wiring board, and forming the semiconductor element on the wiring board via the thermosetting resin. Is mounted, and while the solder bumps are heated and melted to obtain an electrical connection between the semiconductor element and the wiring board, the thermosetting resin is also heated and cured to fix the semiconductor element on the wiring board. It is characterized by doing. According to the present invention, the electrical connection between the semiconductor element and the wiring board is obtained by metal bonding using solder, so that a change in connection resistance due to aging can be significantly reduced.

【0008】[0008]

【発明の実施の形態】本発明の請求項1に記載の発明
は、半田バンプを介して半導体素子と配線基板を電気的
に接続してなる半導体装置の製造方法において、半導体
素子または配線基板に半田バンプを形成し、前記配線基
板の前記半導体素子接続面側に熱硬化性樹脂の膜を形成
し、前記熱硬化性樹脂を介して前記配線基板上に前記半
導体素子を搭載し、前記半田バンプを加熱して溶融させ
ながら前記半導体素子と前記配線基板の電気的接続を得
ると同時に、前記熱硬化性樹脂も加熱硬化させて前記半
導体素子を前記配線基板上に固定することを特徴として
おり、半導体素子と配線基板の電気的接続と樹脂封止を
同時に行うため、工程が簡素化できるだけでなく、半導
体素子と配線基板の電気的接続を半田による金属結合に
より得るため、経年変化による接続抵抗値変動を大幅に
低減し、高信頼性の半導体装置を実現することができ
る。
DESCRIPTION OF THE PREFERRED EMBODIMENTS The invention according to claim 1 of the present invention relates to a method of manufacturing a semiconductor device in which a semiconductor element and a wiring board are electrically connected via solder bumps. Forming a solder bump, forming a film of a thermosetting resin on the semiconductor element connection surface side of the wiring board, mounting the semiconductor element on the wiring board via the thermosetting resin, While simultaneously heating and melting to obtain the electrical connection between the semiconductor element and the wiring board, the thermosetting resin is also heated and cured to fix the semiconductor element on the wiring board, Since the electrical connection between the semiconductor element and the wiring board and the resin encapsulation are performed simultaneously, the process can be simplified, and the electrical connection between the semiconductor element and the wiring board can be obtained by metal bonding using solder. The connection resistance value variation by reduction greatly reduced, it is possible to realize a highly reliable semiconductor device.

【0009】本発明の請求項2に記載の発明は、請求項
1記載の半導体装置の製造方法であって、半田バンプを
配線基板上に形成し、前記配線基板上に半導体素子を加
熱しながら搭載してなることを特徴としており、半導体
素子を搭載すると同時に加熱も行うため、請求項1記載
の方法よりもさらに製造時間の短縮が可能となる。
According to a second aspect of the present invention, there is provided a method of manufacturing a semiconductor device according to the first aspect, wherein a solder bump is formed on a wiring board and a semiconductor element is heated on the wiring board. Since the semiconductor device is mounted and heating is performed at the same time as mounting the semiconductor element, the manufacturing time can be further reduced as compared with the method according to the first aspect.

【0010】本発明の請求項3に記載の発明は、請求項
2記載の半導体装置の製造方法であって、熱硬化性樹脂
を半田バンプの高さよりも薄く形成してなることを特徴
としており、先に加熱された半導体素子に接触した半田
バンプが溶融して半導体素子と配線基板の電気的接続を
行い、その後、熱硬化性樹脂の硬化反応が始まるため、
半導体素子と配線基板の電気的接続の前に熱硬化性樹脂
が硬化することによる導通不良が発生しにくい。
According to a third aspect of the present invention, there is provided the method of manufacturing a semiconductor device according to the second aspect, wherein the thermosetting resin is formed thinner than the height of the solder bump. Since the solder bump in contact with the previously heated semiconductor element is melted to electrically connect the semiconductor element and the wiring board, and then the curing reaction of the thermosetting resin starts,
Conduction failure due to curing of the thermosetting resin before the electrical connection between the semiconductor element and the wiring board hardly occurs.

【0011】本発明の請求項4に記載の発明は、請求項
3記載の半導体装置の製造方法であって、半導体素子と
配線基板を電気的に接続するまで前記配線基板側を冷却
し、その後、前記配線基板側への冷却操作を切って、熱
硬化性樹脂を完全硬化させることを特徴としており、熱
硬化性樹脂の未硬化状態で、半導体素子と配線基板の電
気的接続が行えるため、導通不良が発生しない。
According to a fourth aspect of the present invention, there is provided the method of manufacturing a semiconductor device according to the third aspect, wherein the wiring board is cooled until the semiconductor element and the wiring board are electrically connected. By cutting off the cooling operation to the wiring substrate side, the thermosetting resin is completely cured, and in an uncured state of the thermosetting resin, the electrical connection between the semiconductor element and the wiring substrate can be performed. No conduction failure occurs.

【0012】本発明の請求項5に記載の発明は、請求項
1記載の半導体装置の製造方法であって、半田バンプの
溶融温度よりも高い硬化温度特性を有した熱硬化性樹脂
を用いることを特徴としており、先に半田バンプが溶融
して配線基板との電気的接続を行い、その後、熱硬化性
樹脂の硬化反応が始まるため、半導体素子と配線基板の
電気的接続の前に熱硬化性樹脂が硬化することによる導
通不良が発生しない。
According to a fifth aspect of the present invention, there is provided the method for manufacturing a semiconductor device according to the first aspect, wherein a thermosetting resin having a curing temperature characteristic higher than a melting temperature of the solder bump is used. The solder bumps melt first to make electrical connection with the wiring board, and then the curing reaction of the thermosetting resin starts, so thermosetting before the electrical connection between the semiconductor element and the wiring board The conduction failure due to the hardening of the conductive resin does not occur.

【0013】本発明の請求項6に記載の発明は、請求項
1記載の半導体装置の製造方法であって、半田バンプの
表面に金メッキ処理を施したことを特徴としており、半
田バンプの酸化による接続不良を防ぐことができる。
According to a sixth aspect of the present invention, there is provided the method of manufacturing a semiconductor device according to the first aspect, wherein the surface of the solder bump is plated with gold. Poor connection can be prevented.

【0014】以下、本発明の実施の形態について図1、
図2を用いて説明する。
Hereinafter, an embodiment of the present invention will be described with reference to FIG.
This will be described with reference to FIG.

【0015】(実施の形態1)図1は、本実施の形態1
での半導体装置の製造方法を示す断面図である。図1に
おいて、1は熱硬化性樹脂、2は半導体素子、3は入出
力端子、4は半田バンプ、5は配線基板、6は配線パタ
ーンを示す。
(Embodiment 1) FIG. 1 shows Embodiment 1 of the present invention.
FIG. 6 is a cross-sectional view showing the method for manufacturing the semiconductor device in FIG. In FIG. 1, 1 is a thermosetting resin, 2 is a semiconductor element, 3 is an input / output terminal, 4 is a solder bump, 5 is a wiring board, and 6 is a wiring pattern.

【0016】図1に示す通り、本実施の形態での半導体
装置の製造方法では、半導体素子2に半田バンプ4を形
成し(工程a)、配線基板5には熱硬化性樹脂1の層を
形成し(工程b)、配線基板5上に熱硬化性樹脂1を介
して半導体素子2を搭載し(工程c)、半田バンプ4及
び熱硬化性樹脂1を加熱、加圧することにより、半導体
素子2と配線基板5の電気的接続を半田バンプ4を介し
て行い、樹脂封止を熱硬化性樹脂1の硬化により行う
(工程d)。
As shown in FIG. 1, in the method of manufacturing a semiconductor device according to the present embodiment, a solder bump 4 is formed on a semiconductor element 2 (step a), and a layer of a thermosetting resin 1 is formed on a wiring board 5. After forming (step b), the semiconductor element 2 is mounted on the wiring board 5 via the thermosetting resin 1 (step c), and the solder bumps 4 and the thermosetting resin 1 are heated and pressurized, thereby forming the semiconductor element. 2 and the wiring board 5 are electrically connected via the solder bumps 4, and the resin sealing is performed by curing the thermosetting resin 1 (step d).

【0017】また、熱硬化性樹脂1には、ペースト状ま
たはフィルタ状のものを用いる。この場合、電気的接続
と樹脂封止を同時に行うため、工程が簡素化するだけで
なく、半田バンプの金属結合により電気的接続を得るた
め、経年変化による接続抵抗値の変動が少なく、高い信
頼性の半導体装置が実現できる。
As the thermosetting resin 1, a paste or a filter is used. In this case, since the electrical connection and the resin sealing are performed at the same time, not only the process is simplified, but also the electrical connection is obtained by the metal bonding of the solder bumps. Semiconductor device can be realized.

【0018】なお、本実施の形態では、半田バンプを半
導体素子側に形成してなる構成を説明しているが、配線
基板側に形成しても同様の効果が得られる。
In this embodiment, the configuration in which the solder bumps are formed on the semiconductor element side has been described. However, the same effects can be obtained by forming them on the wiring board side.

【0019】なお、本実施の形態では、半田バンプ及び
熱硬化性樹脂の加熱を半導体素子上から行うように説明
しているが、基板側から加熱したり、高温の雰囲気中に
さらしても同様の効果が得られる。
In this embodiment, the solder bumps and the thermosetting resin are heated from above the semiconductor element. However, the same applies when the solder bumps and the thermosetting resin are heated from the substrate side or exposed to a high-temperature atmosphere. The effect of is obtained.

【0020】(実施の形態2)図2は、本実施の形態2
での半導体装置の製造方法を示す断面図である。
(Embodiment 2) FIG. 2 shows Embodiment 2 of the present invention.
FIG. 6 is a cross-sectional view showing the method for manufacturing the semiconductor device in FIG.

【0021】図2に示す通り、本実施の形態での半導体
装置の製造方法では、配線基板5に半田バンプ4を形成
し(工程a)、配線基板5の半田バンプ4形成面側に熱
硬化性樹脂1の層を半田バンプ4の高さより薄く形成し
(工程b)、配線基板5の熱硬化性樹脂1形成面に半導
体素子2を加熱しながら搭載することにより、熱硬化性
樹脂1より先に、突出した半田バンプ4の頭頂部が加熱
された半導体素子2に接触し、半田バンプ4が溶融して
半導体素子2の入出力端子3と接続され、その後、熱硬
化性樹脂1にも加熱された半導体素子2が接触し、熱硬
化性樹脂1も硬化反応が進み、半導体素子2を封止、固
定する(工程c)。
As shown in FIG. 2, in the method of manufacturing a semiconductor device according to the present embodiment, the solder bumps 4 are formed on the wiring board 5 (step a), and the surface of the wiring board 5 on which the solder bumps 4 are formed is thermoset. The layer of the conductive resin 1 is formed thinner than the height of the solder bumps 4 (step b), and the semiconductor element 2 is mounted on the surface of the wiring board 5 on which the thermosetting resin 1 is formed while heating. First, the top of the protruding solder bump 4 contacts the heated semiconductor element 2, the solder bump 4 melts and is connected to the input / output terminal 3 of the semiconductor element 2. The heated semiconductor element 2 comes into contact, the curing reaction of the thermosetting resin 1 proceeds, and the semiconductor element 2 is sealed and fixed (step c).

【0022】また、熱硬化性樹脂1には、ペースト状の
ものを用いる。この場合、半田バンプが溶融して、半導
体素子と接続される前に、熱硬化性樹脂が硬化反応して
しまい、導通不良を引き起こすという問題がなくなる。
また、半導体素子を搭載する際に、半導体素子と半田バ
ンプが電気的に接続されるまで基板側を冷却し、熱硬化
性樹脂の硬化反応のタイミングを遅らせることにより、
さらに確実な導通が得られるようになる。特に、反応性
の高い熱硬化性樹脂を用いる場合は、この方法が有効と
なる。
As the thermosetting resin 1, a paste-like resin is used. In this case, there is no problem that the thermosetting resin undergoes a hardening reaction before the solder bumps are melted and connected to the semiconductor element, resulting in poor conduction.
Also, when mounting the semiconductor element, by cooling the substrate side until the semiconductor element and the solder bumps are electrically connected, by delaying the curing reaction timing of the thermosetting resin,
Further reliable conduction can be obtained. In particular, when a highly reactive thermosetting resin is used, this method is effective.

【0023】(実施の形態3)本実施の形態での半導体
装置の製造方法は、実施の形態1と同様である。ここで
の特徴は、使用する熱硬化性樹脂に半田バンプの溶融温
度よりも高い硬化温度特性を有した材料を用いることで
ある。これにより、半田バンプが溶融する前に、熱硬化
性樹脂が硬化し、導通不良を引き起こすという問題がな
くなる。
(Embodiment 3) A method of manufacturing a semiconductor device according to the present embodiment is the same as that of the first embodiment. The feature here is that a material having a curing temperature characteristic higher than the melting temperature of the solder bump is used for the thermosetting resin to be used. This eliminates the problem that the thermosetting resin is hardened before the solder bumps are melted, resulting in poor conduction.

【0024】(実施の形態4)本実施の形態での半導体
装置の製造方法は、実施の形態1と同様である。ここで
の特徴は、半田バンプに金メッキ処理を施すことであ
る。これにより、半田バンプの酸化による接続不良を防
止することができる。
(Fourth Embodiment) A method of manufacturing a semiconductor device according to the present embodiment is the same as that of the first embodiment. The feature here is that gold plating is applied to the solder bumps. This can prevent connection failure due to oxidation of the solder bumps.

【0025】[0025]

【発明の効果】以上のように本発明での半導体装置の製
造方法は、半田バンプを溶融させながら半導体素子と配
線基板を電気的に接続すると同時に封止樹脂の役割を果
たす熱硬化性樹脂の硬化を行うため、工程が簡素化で
き、低コストで大量生産に有利な方法であるだけでな
く、半導体素子と配線基板の電気的接続を半田による金
属結合により得るため、経年変化による接続抵抗値変動
を大幅に低減し、高信頼性の半導体装置を実現すること
ができる。
As described above, in the method of manufacturing a semiconductor device according to the present invention, a thermosetting resin serving as a sealing resin at the same time as electrically connecting a semiconductor element to a wiring board while melting solder bumps. In addition to the hardening, the process can be simplified and the method is advantageous in mass production at low cost.In addition, since the electrical connection between the semiconductor element and the wiring board is obtained by metal bonding with solder, the connection resistance value due to aging Variations can be significantly reduced, and a highly reliable semiconductor device can be realized.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の実施の形態1での半導体装置の製造方
法を示す工程断面図
FIG. 1 is a process sectional view illustrating a method for manufacturing a semiconductor device according to a first embodiment of the present invention;

【図2】本発明の実施の形態2での半導体装置の製造方
法を示す工程断面図
FIG. 2 is a process sectional view illustrating the method for manufacturing the semiconductor device in the second embodiment of the present invention.

【図3】従来での半導体装置の製造方法を示す工程断面
FIG. 3 is a process sectional view showing a conventional method for manufacturing a semiconductor device.

【符号の説明】[Explanation of symbols]

1 熱硬化性樹脂 2 半導体素子 3 入出力端子 4 半田バンプ 5 配線基板 6 配線パターン DESCRIPTION OF SYMBOLS 1 Thermosetting resin 2 Semiconductor element 3 I / O terminal 4 Solder bump 5 Wiring board 6 Wiring pattern

フロントページの続き (72)発明者 安保 武雄 大阪府門真市大字門真1006番地 松下電器 産業株式会社内 Fターム(参考) 5F044 KK08 KK16 LL04 LL11 QQ01 RR17 RR18 RR19 5F061 AA01 BA04 CA10 CB02 Continued on the front page (72) Inventor Takeo Abo 1006 Kadoma, Kazuma, Osaka Matsushita Electric Industrial Co., Ltd. F-term (reference) 5F044 KK08 KK16 LL04 LL11 QQ01 RR17 RR18 RR19 5F061 AA01 BA04 CA10 CB02

Claims (6)

【特許請求の範囲】[Claims] 【請求項1】 半田バンプを介して半導体素子と配線基
板を電気的に接続してなる半導体装置の製造方法におい
て、半導体素子または配線基板に半田バンプを形成し、
前記配線基板の前記半導体素子接続面側に熱硬化性樹脂
の膜を形成し、前記熱硬化性樹脂を介して前記配線基板
上に前記半導体素子を搭載し、前記半田バンプを加熱し
て溶融させながら前記半導体素子と前記配線基板の電気
的接続を得ると同時に、前記熱硬化性樹脂も加熱硬化さ
せて前記半導体素子を前記配線基板上に固定することを
特徴とする半導体装置の製造方法。
In a method of manufacturing a semiconductor device, wherein a semiconductor element and a wiring board are electrically connected via a solder bump, a solder bump is formed on the semiconductor element or the wiring board.
A film of a thermosetting resin is formed on the semiconductor element connection surface side of the wiring board, the semiconductor element is mounted on the wiring board via the thermosetting resin, and the solder bumps are heated and melted. A method of manufacturing the semiconductor device, wherein the thermosetting resin is heated and cured while the electrical connection between the semiconductor element and the wiring substrate is obtained, thereby fixing the semiconductor element on the wiring substrate.
【請求項2】 半田バンプを配線基板上に形成し、前記
配線基板上に半導体素子を加熱しながら搭載してなるこ
とを特徴とする請求項1記載の半導体装置の製造方法。
2. The method according to claim 1, wherein solder bumps are formed on a wiring board, and the semiconductor elements are mounted on the wiring board while heating.
【請求項3】 熱硬化性樹脂を半田バンプの高さよりも
薄く形成してなることを特徴とする請求項2記載の半導
体装置の製造方法。
3. The method according to claim 2, wherein the thermosetting resin is formed thinner than the height of the solder bump.
【請求項4】 半導体素子と配線基板を電気的に接続す
るまで前記配線基板側を冷却し、その後、前記配線基板
側への冷却操作を切って、熱硬化性樹脂を完全硬化させ
ることを特徴とする請求項3記載の半導体装置の製造方
法。
4. The method according to claim 1, wherein the wiring board is cooled until the semiconductor element is electrically connected to the wiring board, and then the cooling operation to the wiring board is stopped to completely cure the thermosetting resin. The method for manufacturing a semiconductor device according to claim 3.
【請求項5】 半田バンプの溶融温度よりも高い硬化温
度特性を有した熱硬化性樹脂を用いることを特徴とする
請求項1記載の半導体装置の製造方法。
5. The method for manufacturing a semiconductor device according to claim 1, wherein a thermosetting resin having a curing temperature characteristic higher than a melting temperature of the solder bump is used.
【請求項6】 半田バンプの表面に金メッキ処理を施し
たことを特徴とする請求項1記載の半導体装置の製造方
法。
6. The method according to claim 1, wherein a surface of the solder bump is plated with gold.
JP2000167264A 2000-06-05 2000-06-05 Method of manufacturing semiconductor device Pending JP2001351945A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000167264A JP2001351945A (en) 2000-06-05 2000-06-05 Method of manufacturing semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000167264A JP2001351945A (en) 2000-06-05 2000-06-05 Method of manufacturing semiconductor device

Publications (1)

Publication Number Publication Date
JP2001351945A true JP2001351945A (en) 2001-12-21

Family

ID=18670442

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000167264A Pending JP2001351945A (en) 2000-06-05 2000-06-05 Method of manufacturing semiconductor device

Country Status (1)

Country Link
JP (1) JP2001351945A (en)

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007005340A (en) * 2005-06-21 2007-01-11 Nec Electronics Corp Semiconductor device, manufacturing method thereof, and circuit board
JP2008535225A (en) * 2005-03-25 2008-08-28 スタッツ チップパック リミテッド Flip chip wiring having a narrow wiring portion on a substrate
CN103869235A (en) * 2012-12-17 2014-06-18 巨擘科技股份有限公司 Flexibility testing device and testing method thereof
US8810029B2 (en) 2003-11-10 2014-08-19 Stats Chippac, Ltd. Solder joint flip chip interconnection
US8841779B2 (en) 2005-03-25 2014-09-23 Stats Chippac, Ltd. Semiconductor device and method of forming high routing density BOL BONL and BONP interconnect sites on substrate
US9029196B2 (en) 2003-11-10 2015-05-12 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US9064858B2 (en) 2003-11-10 2015-06-23 Stats Chippac, Ltd. Semiconductor device and method of forming bump-on-lead interconnection
US9219045B2 (en) 2003-11-10 2015-12-22 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US9773685B2 (en) 2003-11-10 2017-09-26 STATS ChipPAC Pte. Ltd. Solder joint flip chip interconnection having relief structure
US9922915B2 (en) 2003-11-10 2018-03-20 STATS ChipPAC Pte. Ltd. Bump-on-lead flip chip interconnection
USRE47600E1 (en) 2003-11-10 2019-09-10 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming electrical interconnect with stress relief void

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9773685B2 (en) 2003-11-10 2017-09-26 STATS ChipPAC Pte. Ltd. Solder joint flip chip interconnection having relief structure
US9379084B2 (en) 2003-11-10 2016-06-28 STATS ChipPAC Pte. Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
USRE47600E1 (en) 2003-11-10 2019-09-10 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming electrical interconnect with stress relief void
US9373573B2 (en) 2003-11-10 2016-06-21 STATS ChipPAC Pte. Ltd. Solder joint flip chip interconnection
US9219045B2 (en) 2003-11-10 2015-12-22 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US8810029B2 (en) 2003-11-10 2014-08-19 Stats Chippac, Ltd. Solder joint flip chip interconnection
US9922915B2 (en) 2003-11-10 2018-03-20 STATS ChipPAC Pte. Ltd. Bump-on-lead flip chip interconnection
US9029196B2 (en) 2003-11-10 2015-05-12 Stats Chippac, Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US9064858B2 (en) 2003-11-10 2015-06-23 Stats Chippac, Ltd. Semiconductor device and method of forming bump-on-lead interconnection
US9899286B2 (en) 2003-11-10 2018-02-20 STATS ChipPAC Pte. Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US9865556B2 (en) 2003-11-10 2018-01-09 STATS ChipPAC Pte Ltd. Semiconductor device and method of self-confinement of conductive bump material during reflow without solder mask
US9385101B2 (en) 2003-11-10 2016-07-05 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming bump-on-lead interconnection
US8841779B2 (en) 2005-03-25 2014-09-23 Stats Chippac, Ltd. Semiconductor device and method of forming high routing density BOL BONL and BONP interconnect sites on substrate
US8318537B2 (en) 2005-03-25 2012-11-27 Stats Chippac, Ltd. Flip chip interconnection having narrow interconnection sites on the substrate
US9159665B2 (en) 2005-03-25 2015-10-13 Stats Chippac, Ltd. Flip chip interconnection having narrow interconnection sites on the substrate
JP2008535225A (en) * 2005-03-25 2008-08-28 スタッツ チップパック リミテッド Flip chip wiring having a narrow wiring portion on a substrate
US10580749B2 (en) 2005-03-25 2020-03-03 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming high routing density interconnect sites on substrate
JP2007005340A (en) * 2005-06-21 2007-01-11 Nec Electronics Corp Semiconductor device, manufacturing method thereof, and circuit board
CN103869235A (en) * 2012-12-17 2014-06-18 巨擘科技股份有限公司 Flexibility testing device and testing method thereof
JP2014119450A (en) * 2012-12-17 2014-06-30 Princo Corp Test device and test method therefor
US9182443B2 (en) 2012-12-17 2015-11-10 Princo Middle East Fze Testing device and testing method thereof

Similar Documents

Publication Publication Date Title
US6531022B1 (en) Mounting method of semiconductor element
KR100352865B1 (en) Semiconductor device and method for manufacturing the same
JPH1145954A (en) Method and structure for flip-chip connection and electronic device employing it
US6919646B2 (en) Semiconductor device with contacting electrodes
JP2001351945A (en) Method of manufacturing semiconductor device
JP3477486B2 (en) Manufacturing method of electronic component package
JP3705159B2 (en) Manufacturing method of semiconductor device
JPH10270497A (en) Semiconductor element fixing method
JP2000286302A (en) Method and device for assembling semiconductor chip
JP2574369B2 (en) Semiconductor chip mounted body and mounting method thereof
JPH10125734A (en) Semiconductor unit and manufacturing method thereof
JP4035949B2 (en) Wiring board, semiconductor device using the same, and manufacturing method thereof
JP3495913B2 (en) Resin sheet for mounting semiconductor devices
JPH10125725A (en) Semiconductor device and manufacturing method thereof
JPH04171970A (en) Semiconductor device
JPH11111755A (en) Manufacture of semiconductor device
JP2002016104A (en) Mounting method of semiconductor device and manufacturing method of semiconductor device mounted assembly
JP2002033349A (en) Method for mounting semiconductor element and circuit board
JP3547270B2 (en) Mounting structure and method of manufacturing the same
JP2721790B2 (en) Semiconductor device sealing method
JPH01226162A (en) Connection of semiconductor chip
JPH05283480A (en) Connecting method for electronic circuit component
JPH09181120A (en) Manufacture of semiconductor device
JP2721789B2 (en) Semiconductor device sealing method
JP2001257305A (en) Resin-sealed semiconductor device and method of manufacturing the same