GB2384621A - II-VI and III-V thin film photovoltaic devices - Google Patents

II-VI and III-V thin film photovoltaic devices Download PDF

Info

Publication number
GB2384621A
GB2384621A GB0202007A GB0202007A GB2384621A GB 2384621 A GB2384621 A GB 2384621A GB 0202007 A GB0202007 A GB 0202007A GB 0202007 A GB0202007 A GB 0202007A GB 2384621 A GB2384621 A GB 2384621A
Authority
GB
United Kingdom
Prior art keywords
layer
type
thin film
photon absorber
photovoltaic device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB0202007A
Other versions
GB2384621B (en
GB0202007D0 (en
Inventor
Imyhamy Mudiyansela Dharmadasa
N B Chaure
Anura Priyajith Samantilleke
John Young
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sheffield Hallam University
Original Assignee
Sheffield Hallam University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sheffield Hallam University filed Critical Sheffield Hallam University
Priority to GB0405710A priority Critical patent/GB2397945B/en
Priority to GB0405718A priority patent/GB2397946B/en
Priority to GB0202007A priority patent/GB2384621B/en
Priority to GB0405707A priority patent/GB2397944B/en
Publication of GB0202007D0 publication Critical patent/GB0202007D0/en
Priority to PCT/GB2003/000310 priority patent/WO2003065463A2/en
Publication of GB2384621A publication Critical patent/GB2384621A/en
Application granted granted Critical
Publication of GB2384621B publication Critical patent/GB2384621B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/072Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
    • H01L31/0725Multiple junction or tandem solar cells
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/065Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the graded gap type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/07Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the Schottky type
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/04Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices
    • H01L31/06Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers
    • H01L31/072Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type
    • H01L31/073Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof adapted as photovoltaic [PV] conversion devices characterised by potential barriers the potential barriers being only of the PN heterojunction type comprising only AIIBVI compound semiconductors, e.g. CdS/CdTe solar cells
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy
    • Y02E10/543Solar cells from Group II-VI materials

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Sustainable Development (AREA)
  • Sustainable Energy (AREA)
  • Photovoltaic Devices (AREA)

Abstract

The photovoltaic device comprises an nCdS / nCdTe heterojunction and a Schottky barrier contact to the CdTe surface, where the CdTe surface portion is converted to p-type conductivity. A thin insulating protective layer may be provided between the Schottky metal contact and the CdTe semiconductor. A multi heterojunction device is also described where the band gap energy of the semiconductor layers decreases from the wide band gap CdS window layer towards the Schottky back contact.

Description

<Desc/Clms Page number 1>
THIN FILM PHOTOVOLTAIC DEVICES AND METHODS OF MAKING THE SAME Field of the Invention The present invention relates to the field of thin film photovoltaic devices.
The invention more particularly, but not exclusively, relates to improved photovoltaic devices, and methods of their manufacture, which comprise photon absorber semiconductor compounds made up of elements from Class II B and Group VI, or Groups III and V, of the Periodic Table of Elements.
Background to the Invention Development of a low cost thin film solar cell device with a reasonable efficiency for terrestrial solar energy conversion has been the subject of active research over the past two decades. Throughout the world, two systems are currently under substantial research and development-systems based on using CulnGaSe2 (CIGS) absorber materials and. those using cadmium telluride (CdTe) based absorber materials. CIGS based solar cells are currently leading with record efficiencies of 18.8% [Reference No. 1] and CdTe based solar cells have achieved 15.9% efficiencies [Reference No. 2], to date, for small-scale laboratory devices. The development of CdTe based solar cells is hampered, at least in part, by the lack of understanding of the physics of the device structure. The prior art model of a standard CdTe based solar cell, which is widely accepted, is based on a standard p-n junction. This prior art model is, it is submitted herein, inadequate and therefore requires substantial modification to enable progress to be made as regards improvement of CdTe based and other types of solar cells and photovoltaic devices.
Currently accepted model based on a p-n Junction Known CdTe based thin film solar cells consist of two semiconducting layers. A wide band gap n-type CdS (Eg=2.42 eV) layer is used as the window
<Desc/Clms Page number 2>
material and a smaller band gap CdTe (Eg=1.45 eV) layer is used as the lower energy photon absorber material. If the CdTe layer is p-type, then the active junction is regarded as a simple p-n type heterojunction, and the required internal electric field within the device is provided by this interface.
To date, various methods have been used to grow the materials and fabricate devices using the above two material layers. A genuine p-n junction device could have a typical assumed prior art structure 101 of metal-1/n-CdS/p- CdTe/metal-2, providing two ohmic contacts for collection of current from the device, as is schematically illustrated in Fig. 1. Metal-1 102, serves as the ohmic contact to the n-CdS layer 103 and a suitable metal contact 104 such as Au, Cu/Au, Cu/Ni or Ni serves as the ohmic contact to the p-type CdTe layer 105.
There are numerous publications on these types of genuine p-n junction type thin film solar cells in the literature.
As is known to those skilled in the art for a standard p-n junction of the type schematically illustrated in Fig. 1, in the'case of an illuminated p-n junction, photogenerated electrons move towards the n-type layer and holes move towards the p-type layer, creating a current in the external circuit.
Globally, a large amount of research has been directed to glass/Conducting Glass (CG)/CdS/CdTe/metal structures using low cost and transparent glass/CG substrates as the starting material. The conducting glasses used are usually indium tin oxide (ITO) or fluorine doped tin oxide (FTO) with metallic conduction and over 98% light transparency. The CdS layer used is always n-type and various growth methods such as chemical bath deposition (CBD), electrodeposition (ED), spray pyrolysis and vacuum evaporation have been used to produce this window layer. The thickness of the CdS window layer varies from 0.05 microns (urn), to a few microns, according to the state of the art. The absorber layer, CdTe, has also been produced using a variety of methods such as electrodeposition and the closed space sublimation technique (CSST). The thickness of the CdTe layer typically varies from about 2 microns up to about 5
<Desc/Clms Page number 3>
microns. A typical device may contain a 0.1 micron layer of CdS and about 2 microns in thickness of CdTe. As is known to those skilled in the art the fabrication process of the complete solar cell consists of one or more selected chemical treatments, post deposition heat treatment, chemical etching and metallisation. Thus for example, chemical treatment of the CdTe layer with CdCfs followed by heat treatment in air at 4500C for approximately 20 minutes have been found to be beneficial, but little understood steps, for obtaining the required degree of photovoltaic activity for this device. In the early 1980's, this device was first fabricated by Basol et al [Reference No. 3] and the observed photovoltaic effect was explained in terms of complete type conversion of the CdTe layer from n-type to p-type during annealing in an air atmosphere, forming the active p-n junction at the n-CdS/p-CdTe interface. Although this original work produced an excellent device with a good scientific explanation to describe the action of the solar cell, unfortunately this explanation has been taken for granted over the past two decades. Research activities have been carried out on the basis of this assumed model and hence the development of this device has been unduly hindered due to misguided analysis and understanding of the underlying physics.
Comprehensive work on metal/CdTe interfaces over the last two decades has shed light on this complex system and has pointed to the need for improved methods of designing, modelling and fabricating cadmium based photovoltaic devices that exhibit improved efficiencies with scope for further improvement thereafter. The present state of the art is particularly well set out in the paper by Fritsche et al, 2001 (Reference No. 18), from which it is clearly stated that there is a problem with further developing CdTe based photovoltaic devices due to a lack of understanding of the underlying mechanisms operating in these devices.
Summary of the Invention One object of the present invention is to formulate a new an improved model for photovoltaic devices such as thin film multi-layer solar cells.
<Desc/Clms Page number 4>
Another object of the present invention is to provide guidelines, based on the new model, for further increasing the performance efficiencies of photovoltaic devices designed and fabricated in accordance with the invention.
Another object of the present invention is to provide improved methods for designing and fabricating photovoltaic devices which comprise photon absorber layers substantially made of compounds from the set of compounds: (a) Class II B element, of the Periodic Table of the Elements, and Group VI element containing compounds, and (b) Group III element and Group V element containing compounds.
A further object of the present invention is to formulate a new or improved model for glass/conducting glass/CdS/CdTe/metal solar cells and other photovoltaic devices.
Yet a further object of the present invention is to utilise the new guidelines to fabricate improved photovoltaic devices, such as CdS/CdTe based devices, producing open circuit voltage (Voc) values over 600 mV, fill factor (FF) values over 0.45, short circuit current density (Jsc) values over 60 acm-2 and efficiencies of 18%.
A further object of the present invention is, following improvement of Jsc in accordance with the methods of the invention, to develop and fabricate improved multilayer graded band gap tandem solar cells based on the CdS/CdTe system.
According to a first aspect of the present invention there is provided a thin film photovoltaic device of the type comprising:
<Desc/Clms Page number 5>
an n-type thin film window layer of a semiconductor material ; an n-type thin film semiconductor photon absorber layer deposited on said window material layer, said photon absorber layer substantially comprising a compound from the set of compounds comprising: (i) Class II B element, of the Periodic Table of Elements, and Group V) element containing compounds; and (ii) Group III element and Group V element containing compounds; and a back metal contact affixed to said photon absorber layer ; said device being characterised in that: in accordance with a predetermined model of said device, wherein said photon absorber layer remains substantially n-type rather than undergoing type conversion, an n-n type heterojunction is present within said device and a large Schottky barrier is required at the metal-thin film photon absorber layer interface, said photon absorber layer has been treated to: a. enhance n-type electrical conduction; and b. increase the height of said Schottky barrier, at the interface between said metal contact and said photon absorber layer, by pinning the Fermi energy level below the conduction band minimum and close to the valence band maximum.
<Desc/Clms Page number 6>
Preferably said photon absorber layer substantially comprises n-type cadmium telluride (CdTe) and said window layer comprises n-type cadmium sulphide (CdS).
Preferably said n-type enhancement treatment comprises chemically doping said photon absorber layer with an n-type dopant from the set of groups comprising Group III elements and Group Vil elements.
Preferably said n-type enhancement treatment comprises doping with a cadmium halide based dopant such as CdCis, CdBr2 or Cdtz.
Preferably said n-type enhancement treatment comprises heating said device in air at a temperature between 2500C and 500 C.
Preferably said heat treatment comprises heating said device at approximately 4500C for approximately 20 minutes.
Suitably the concentration of said applied doping is in the approximate region of 5x1015-5x1017 atoms per cm3.
Preferably said n-type enhancement treatment is also applied to said window layer.
Preferably said Fermi energy level is pinned as deep as possible below the conduction band minimum so as to create the maximum possible Schottky barrier.
Preferably said Fermi energy level is pinned at a value of at least 0. 40 : t 0.04 eV.
<Desc/Clms Page number 7>
Preferably said Fermi energy level is pinned at a value of approximately : 0. 96 0. 04 eV or 1. 18 0. 02 eV below said conduction band minimum.
Preferably said photon absorber layer has a narrow p-type top surface layer which is protected from said metal contact by a material layer positioned in between said photon absorber layer and said metal contact.
Preferably said protective layer comprises a narrow p-type semiconducting layer having a band gap larger than that of said photon absorber layer.
Preferably said protective layer comprises an ultra thin organic insulating polymer or an inorganic insulator.
Preferably said n-type window layer is deposited on a transparent conducting glass front substrate layer.
Preferably said window layer is deposited using electrodeposition or chemical bath deposition.
Preferably said photon absorber layer is deposited using electrodeposition.
According to a second aspect of the present invention there is provided a method of fabricating a thin film photovoltaic device comprising the steps of : configuring an n-type, wide band gap, thin film window substrate layer of semiconductor material ; on said substrate layer, depositing a thin film of an n-type semiconductor photon absorber compound from the set of compounds comprising : (i) Class II B element, of the Periodic Table of Elements, and Group VI element containing compounds ; and
<Desc/Clms Page number 8>
(ii) Group III element and Group V element containing compounds; said method being characterised by comprising the further steps of: a. configuring a pre-defined model of said device being fabricated, in which, said photon absorber layer is affixed to a back metal contact, an n-n type heterojunction is present within said device, a large Schottky barrier is required at the metal-photon absorber film interface and said photon absorber layer remains substantially n-type rather than undergoing type conversion from n-type to p-type; b. in accordance with said model, treating said photon absorber layer to specifically increase said n-type electrical conduction; c. affixing a said back metal contact to said photon absorber layer ; and d. treating said device to specifically create a large Schottky barrier at the interface between said metal contact and said photon absorber layer, by pinning the Fermi energy level of said photon absorber layer below the conduction band minimum and close to the valence band maximum.
Preferably said n-type window layer comprises cadmium sulphide and said n-type semiconductor photon absorber compound comprises cadmium telluride.
Preferably at least one of said layers is deposited using electrodeposition.
Preferably said step of treating said device to specifically increase said ntype electrical conduction comprises chemically doping said photon absorber layer with an n-type dopant from the set comprising Group III elements and Group VII elements.
<Desc/Clms Page number 9>
Preferably said doping is applied to both said photon absorber layer and said window layer.
Preferably said n-type dopant comprises a cadmium halide such as Cuts.
CdBr2 or CdC) 2. Preferabiy said doping agent comprises an element from the set comprising iodine, chlorine and bromine.
Suitably said treatment configured to increase said n-type electrical conduction comprises heating said device in air at a temperature between 2500C and 500 C.
Preferably said heat treatment comprises heating said device at approximately 4500C for approximately 20 minutes.
Preferably said doping applied is in the approximate concentration of 5xi 015 5x1017 dopant atoms per cm3.
Preferably the step of pinning said Fermi energy level comprises pinning said Fermi level as deep as possible below the conduction band minimum so as to create the maximum possible Schottky barrier.
Preferably said Fermi energy level is pinned at a predetermined value of at least 0.40 t 0.04 eV.
Preferably said Fermi energy level is pinned at a value of approximately : 0.96 t 0.04 eV or 1.18 0. 02 eV below said conduction band minimum.
Preferably the method comprises the further step of incorporating an intermediate protective layer between the outer surface of said photon absorber layer and said metal contact, said protective layer being configured to protect a narrow p-type top surface layer of said photon absorber layer from contacting
<Desc/Clms Page number 10>
said metal so as to thereby prevent chemical reactions occurring between said photon absorber layer and said metal.
Preferably the protective layer comprises a narrow p-type semiconducting layer having a band gap larger than that of said photon absorber layer.
Suitably said protective layer comprises an organic insulating polymer or an inorganic insulating compound to form an MIS type contact.
Preferably said step of configuring said n-type window layer comprises depositing said window layer on a transparent conducting glass front substrate layer.
According to a third aspect of the present invention there is provided a method of designing a thin film photovoltaic device of the type comprising : an n-type thin film window layer of a semiconductor material; an n-type thin film semiconductor photon absorber layer deposited on said window material layer, said photon absorber layer substantially comprising a compound from the set of compounds comprising: (i) Class II B element, of the Periodic Table of Elements, and Group VI element containing compounds; and (ii) Group III element and Group V element containing compounds; and a back metal contact affixed to said photon absorber layer ; said method being characterised by comprising the steps of:
<Desc/Clms Page number 11>
(i). creating a model of said device, wherein said model comprises the following elements: a. a representation of a heterojunction at the interface between said window material absorber layer and said photon absorber layer, said photon absorber layer being specified as substantially n-type; b. a representation of a large Schottky barrier at the interface between said back metal contact and said photon absorber layer, the outer surface region of said photon absorber layer, which is in contact with said metal, being specified to be p-type; and c. a representation of said window layer as n-type; (ii). in accordance with said model determining that, in order to improve the efficiency of electricity generation by said device being designed, said photon absorber layer should be doped with an n-type dopant; (iii). selecting a suitable n-type dopant for doping at least said photon absorber layer ; (iv). in accordance with said model determining that, in order to further improve the efficiency of electricity generation by said device being designed, said device should be treated so as to maximize the height of said Schottky barrier and thereby facilitate the movement of electrons in a direction from said Schottky junction towards said window layer and also to facilitate the movement of holes in a direction from said window layer towards said Schottky junction; and (v). based on said model, determining a scheme of treatment to:
<Desc/Clms Page number 12>
a. further improve the n-type electrical properties of said photon absorber layer ; b. pin the Fermi energy level of said photon absorber layer below the conduction band minimum and closer to the valence band maximum, with the aim of thereby achieving said maximised Schottky barrier height.
Suitably the method may be implemented in the form of a computer program.
Preferably said represented photon absorber layer comprises cadmium telluride.
Preferably said represented window layer comprises cadmium sulphide.
Alternatively said represented window layer preferably comprises zinc selenide.
Preferably said n-type doping comprises doping with a cadmium halide.
Preferably said cadmium halide comprises the element iodine or bromine.
Preferably said step of determining that said Schottky barrier height should be maximised comprises the requirement that the Schottky barrier should be set to at least 0.40 0. 04 eV to observe photovoltaic activity.
Preferably said step of determining that said Schottky barrier should be maximised, comprises the requirement that the Schottky barrier height required is that from the predetermined set comprising: approximately 0.96 0. 04 eV; and 1.18 0. 02 eV.
<Desc/Clms Page number 13>
Preferably said step of determining that said Schottky barrier should be maximised also comprises identifying a suitable intermediate protective layer to be placed in between said photon absorber layer and said metal.
According to fourth aspect of the present invention there is provided a thin film photovoltaic device of the type comprising: an n-type, wide band gap, thin film window layer of a semiconductor material; an n-type thin film semiconductor photon absorber layer specifically deposited on said window layer to operate as an n-type layer, said photon absorber layer substantially comprising a compound from the set of compounds: (i) Class II B element, of the Periodic Table of Elements, and Group Vi element containing compounds; and (ii) Group III element and Group V element containing compounds; and a back metal contact; said device being characterised in that it further comprises: a thin protective layer formed between said photon absorber layer and said back metal contact, said protective layer being of a type to protect said photon absorber layer from chemically reacting with said metal contact.
According to a fifth aspect of the present invention there is provided a method of fabricating a thin film photovoltaic device comprising the steps of:
<Desc/Clms Page number 14>
configuring an n-type, wide band gap, thin film window layer of a semiconductor substrate material ; on said substrate layer, depositing a thin film of an n-type semiconductor photon absorber compound from the set of compounds comprising: (i) Class II B element, of the Periodic Table of Elements, and Group VI element containing compounds; and (ii) Group III element and Group V element containing compounds, said photon absorber being specifically deposited to operate as an n-type material; said method being characterised by'comprising the further steps of: forming a thin protective layer on the outer surface of said photon absorber layer; and affixing a back metal contact to said protective layer so that said protective layer is intermediate to said photon absorber layer and said metal contact, said protective layer being configured to protect said photon absorber layer from chemically reacting with said metal contact.
According to a sixth aspect of the present invention there is provided a thin film photovoltaic device of the type comprising: an n-type thin film window layer of a first semiconducting material substantially comprising a compound from the set of compounds:
<Desc/Clms Page number 15>
(i) Clashs il B element, of the Periodic Table of Elements, and Group VI element containing compounds; and (ii) Group III element and Group V element containing compounds; an n-type thin film photon absorber layer of a second semiconductor material, said photon absorber layer substantially comprising a compound from the set of compounds: (i) Class II B element, of the Periodic Table of Elements, and Group Vt element containing compounds; and (ii) Group "'element and Group V element containing compounds; and a back metal contact affixed to the outer surface of said second material layer ; said device being characterised in that: in between said first and said second semiconductor layers there is an intermediate thin film layer of a third semiconductor photon absorber material substantially comprising a compound from the set of compounds: (i) Class II B element, of the Periodic Table of Elements, and Group Vt element containing compounds; and (ii) Group III element and Group V element containing compounds;
<Desc/Clms Page number 16>
and wherein the band gap of said semiconducting materials decreases from said window material to said outermost second said semiconducting material.
In a preferred emodiment of such a multilayer device each said semiconductor layer comprises the element cadmium.
Preferably one or more of said layers are deposited by electrodeposition.
Preferably said window layer comprises n-type cadmium sulphide or ntype zinc selenide.
Preferably said intermediate layer comprises n-type cadmium selenide (CdSe).
Preferably said outermost second semiconductor layer comprises cadmium telluride.
In a further preferred embodiment said device is further characterised in that: in accordance with a predetermined model of said device wherein said second and said intermediate photon absorber layers are substantially n-type during operation; an n-n heterojunction is required within said device; and a large Schottky barrier is required at the metal-second semiconductor thin film interface, at least one of said second and said intermediate layers has been treated to enhance its n-type electrical conductivity; and
<Desc/Clms Page number 17>
said second semiconductor layer has been treated, to increase the height of said Schottky barrier at the interface between said second semiconductor layer and said metal contact, by pinning the Fermi energy level of said second layer below the conduction band minimum and closer to the valence band maximum.
Preferably said enhancement of said n-type electrical conduction is due to n-type doping.
Suitably said enhancement of said n-type electrical conduction comprises treatment with CdCI2, Cdl2 or CdBr2.
Preferably said second semi-conductor layer is doped with an impurity comprising iodine, bromine or chlorine atoms.
Preferably said layers are heated in air to a temperature of 2500 to 5000C.
Preferably said layers are heated at a temperature of approximately 450 C for approximately 20 minutes.
Preferably said device is treated to encourage mixing of the semiconductor layer materials at the boundaries of said layers.
Preferably in between said back metal contact and said second photon absorber layer, there is additionally included a protective layer so configured to prevent reaction between said second semiconductor material and said metal.
Preferably said protective layer comprises an organic polymer, an inorganic fluoride layer or a p-type conducting polymer.
Preferably said device comprises a multi-layer graded band gap structure.
<Desc/Clms Page number 18>
Preferably the outer surface of said second semiconductor material has been chemically etched.
Preferably said Fermi energy level is pinned at the largest of a plurality of predetermined energy level positions.
Preferably said Fermi energy level is pinned at approximately 0.96 eV.
Preferably said Fermi energy level is pinned at approximately 1.18 eV.
Preferably said semiconductor material comprises defect levels due to addition of impurities or native defects configured to enable capture of low energy infra-red electromagnetic radiation having an energy of less than 1.45 eV.
According to a seventh aspect of the present invention there is provided a method of fabricating a thin film photovoltaic device of the type comprising: an n-type thin film window layer of a first semiconducting material substantially comprising a compound from the set of compounds: (i) Class II B element, of the Periodic Table of Elements, and Group V) element containing compounds; and (ii) Group III element and Group V element containing compounds; an n-type thin film photon absorber layer of a second semiconductor material deposited on said window material layer, said second photon absorber layer substantially comprising a compound from the set of compounds: (i) Class II B element, of the Periodic Table of Elements, and Group V ! element containing compounds; and
<Desc/Clms Page number 19>
(ii) Group III element and Group V element containing compounds; and a back metal contact affixed to the outer surface of said second layer ; said method being characterised by comprising the steps of: configuring a layer of said first semiconductor material upon said first semiconductor material depositing an intermediate thin film layer of a semiconductor photon absorber material comprising a third compound from the set of compounds: (i) Class it B element, of the Periodic Table of Elements, and Group VI element containing compounds; arid (ii) Group III element and Group V element containing compounds; on top of said intermediate layer depositing said second semiconductor material layer ; and affixing said back metal contact to said second layer, wherein the band gap of said semiconductor materials decreases from said window material layer to said outermost second semiconductor material layer.
<Desc/Clms Page number 20>
Brief Description of the Drawings For a better understanding of the invention and to show how the same may be carried into effect, there will now be described by way of example only, specific embodiments, methods and processes according to the present invention with reference to the accompanying drawings in which: Fig. 2 schematically illustrates a prior art ladder of Fermi level pinning positions identified to date using bulk n-CdTe/metal contact work, photoluminescence (PL), deep level transient spectroscopy (DLTS) and ballistic electron emission microscopy (BEEM) work [Reference No. 5] ; Fig. 3 schematically illustrates, in accordance with the present invention, the energy band diagram of a glass/CG/CdS/CdTe/metal solar cell based on the proposed alternative model of a CdS/CdTe solar cell ; Fig. 4 schematically illustrates the electrical contacts used to identify the location of the rectifying interface of the fully fabricated device. Au and In/Ga contacts are used side by side and In/Ga contacts have been heated using a sharp soldering iron tip to form ohmic contacts. The measurement results and conclusions are summarised in Table 1 in the detailed description; Fig. 5 (a) schematically illustrates the barrier heights obtained from dark current-voltage measurements for glass/CG/CdS/CdTe/metal solar cells, fabricated with electrodeposited CdS and CdTe thin layers ; and (b) The Voc values under illumination also follow the same discrete trend and the vertical axes indicate the number of observations; Fig. 6 schematically illustrates, in accordance with the photovoltaic device of Fig. 3, the main steps in producing a high efficiency CdTe based photovoltaic device of this type;
<Desc/Clms Page number 21>
Fig. 7 schematically illustrates a cadmium chalcogenides based solar cell having a layer of insulator (CaF2, SrF2 or a polymer) located between the CdTe layer and the metal contact layer ; Fig. 8 further details the step of optimising the base metal contact by adding a layer of insulator; Fig. 9 schematically illustrates the energy band diagram of a 3-layer glass/CG/CdS/CdSe/CdTe/metal solar cell with an intermediate CdSe layer ; Fig. 10 schematically illustrates in accordance with the photovoltaic device of Fig. 9, the main steps in producing a CdTe based multi-layer graded band gap photovoltaic device; and Fig. 11 schematically illustrates, for improved devices as configured in accordance with the invention, the current-voltage curves under dark conditions, Figs. 11 (a) and (b), and under illuminated AM1. 5) conditions in Fig. 11 (c). Note the barrier height of 1.18 0. 02 eV due to the Fermi level pinning at the lowest position and the high Jsc over 60 acm-2.
Detailed Description of the Best Mode for Carrying Out the Invention There will now be described by way of example the best mode contemplated by the inventors for carrying out the invention. In the following description numerous specific details are set forth in order to provide a thorough understanding of the present invention. It will be apparent however, to one skilled in the art, that the present invention may be practiced without limitation to these specific details. In other instances, well known methods and structures have not been described in detail so as not to unnecessarily obscure the present invention.
<Desc/Clms Page number 22>
New model for glass/CG/CdS/CdTe/metal solar cell The methods, devices and model in accordance with the present invention have arisen, in part, from work reported on metal contacts to II-VI semiconductors as reported in a review article [Reference No. 5] published in 1998. As a result of a large body of information assessed by the inventors of the present invention the Schottky barrier formation at metal/n-CdTe interfaces is summarised using the last diagram of this article which is shown at 201 in Fig. 2. Work leading to the formulation of a structure of the type depicted in Fig. 2 was carried out on various n-type CdTe materials, and the Schottky barrier formation 202 is found to be governed by Fermi level pinning at one of five possible discrete levels 203 to 207 respectively. These identified defect levels are situated in the band gap at 0. 400. 04,0. 650. 02,0. 730. 02,0. 960. 04 and 1. 180. 02 eV below the conduction band minimum. Depending on the history of the CdTe material 208, the particular fabrication process and the metal contact 209 used, the Fermi level pinning is found to take place in one of the above identified five levels. A high density of these local defect states can be found in the top surface layer of the CdTe with a thickness of a few 100A (a few tens of nanometres; 100 A = 10 nm), and some of these defects coincide with the native defects found in the bulk material. The thickness of this modified surface layer depends on the surface treatment and etching prior to metallisation. Although this work was carried out in the past on bulk CdTe crystals, the principal inventor's subsequent work on electrodeposited CdTe thin layers has also produced an identical picture (Figure 5 (a) ) as described later under the heading'Conclusions'It is known to those skilled in the art that for CdTe the same multi-layer pinning picture emerges from most of the published work in literature, irrespective of the growth method used for production of CdTe layers. As will be understood by those skilled in the art the new model of a CdTe/CdS based solar cell and the associated methods of fabrication have been derived by the inventors over many years of research.
However for purposes of conciseness the derivation of the new model and associated methods presented herein is based on the summary of observed results [Reference No. 5] on metal/n-CdTe interfaces as shown in Fig. 2 and its application to the CdTe/CdS system.
<Desc/Clms Page number 23>
When the glass/CG/CdS/CdTe/metal structure is fabricated using methods such as chemical bath deposition, the closed spaced sublimation technique or electrodeposition, the energy band diagram of a CdTe/CdS device as modelled and as indicated in accordance with the present invention takes the form 301 as shown in Fig. 3. The CdS layer 302 is n-type and usually provides a better substrate than the conducting glass for growth of better quality CdTe material.
When adding a metal contact to a given batch of cadmium telluride material a set of pinning levels as identified above, can be present in the final material. The particular pinning level achieved depends on the specific material property and any processing effected upon the cadmium telluride. Furthermore the pinning level obtained defines the Schottky barrier height present in a device configured in accordance with the invention. Since there are five pinning levels then there is effectively a one out five chance of obtaining any one pinning level, but this is strongly dependent on the defect concentrations of each level. Although the multi-layer pinning model of Fig. 2 is known it has not previously been used in relation to undertaking investigations of the cadmium sulphide/cadmium telluride type solar cell systems. This is due to a deep seated belief in the fundamental operating mechanism underlying this structure. In particular Basol's US patent No. 4, 388,483 clearly describes this system as being annealed in air with the result that n-type cadmium telluride undergoes total type conversion to become a p-type material. In accordance with Basol's universally believed model, the device becomes active only upon the type conversion stage having taken place. In view of Basol's model having being taken so literally for many years then those skilled in the art of photovoltaic and solar cell research have found it difficult to consider any other model. It is relatively straightforward to see why a revised CdS/CdTe model which takes into account the model of Fig. 2 has not been arrived at previously. The main reason is that the model of Fig. 2 relates to n-type cadmium telluride-metal interfaces whereas Basol's model concerns p-type cadmium telluride-metal interfaces. Thus those skilled in the art have been strongly lead away from a consideration, of the possible incorporation of the model of Fig. 2 into Basol's classic p-n junction model. A further reason for those skilled in the
<Desc/Clms Page number 24>
art, not attempting to incorporate the model of Fig. 2 into Basol's model is that the Fermi energy level pinning positions are particularly variable and therefore these have caused much confusion in solar cell research, in effect providing a substantial background'noise'in experimental results. In other words, since these levels have not been taken into account as occurring in CdS/CdTe type systems then any results obtained through experimentation have been jeopardised in a random way.
In accordance with the new proposed model the following elements are present: . The cadmium telluride layer remains substantially n-type during operation; this is in complete contrast to the Basol type model, wherein total type conversion from n-type to p-type is required; * There exists a multi-layer Fermi energy level situation at the back metal contact-photon absorber (CdTe) interface; this is in complete contrast to the prior art model wherein an ohmic contact is required; and . A large Schottky barrier is required at the metal/cadmium telluride interface; again this is in complete contrast to the prior art model in that in the prior art model a zero Schottky barrier is required-in other words an ohmic contact is required.
The above features of the new model are in complete contrast to the almost universally accepted prior art model.
To further enhance the devices as configured in accordance with the prior art model, existing research attempts by those skilled in the art have concerned doping the assumed p-type cadmium telluride layer with a specifically selected ptype dopant. Any form of doping other than p-type doping would clearly be illogical in relation to the prior art model. This fact is especially clear from the paper by J. Fritsche [Reference No. 18] wherein a'magical'production step is discussed, but not understood. In contrast to the reports in the prior art the
<Desc/Clms Page number 25>
methods and device models in accordance with the present invention provide for industrially effective device production steps which are clearly understood.
The CdS layer may suitably be deposited by a process of electrodeposition upon conducting glass layer 303. N-type cadmium telluride layer 304 may similarly be deposited upon the cadmium sulphide layer. Following deposition of the layers doping using an n-type dopant such as cadmium chloride, may be effected so as to deliberately enhance the n-type conductivity characteristics of the cadmium telluride layer and the cadmium sulphide layer. Following doping the layers may be suitably annealed at 450 C in air for approximately 20 minutes.
Following annealing and chemical etching a back metal contact 305 is added.
The model illustrated clearly shows holes 306,307 migrating from the window layer to the metal and electrons 308,309, having been exited by sunlight 310, returning to lower energies as they drift towards the conducting glass layer 303.
Cadmium sulphide has a band gap value of 2.42 eV and cadmium telluride has a band gap of 1.45 eV. Thus cadmium sulphide captures higher energy portions of the electromagnetic spectrum than cadmium telluride. The cadmium telluride is further enhanced to capture electromagnetic radiation having energy less than 1.45 eV by defect levels of the type n-type indicated at 311. The narrow p-like region 312 is responsible for the Fermi level pinning forming the Schottky barrier height as shown. The region may be extremely narrow, but provides the required defect concentrations required for the functionality of the system. In contrast to the standard p-n junction model, the active internal electric field is therefore provided by the n-n heterojunction within the device and the large Schottky barrier formed at the metal contact. Suitable impurity levels may arise from native defects already present and promoted within the crystal structure or via introduction of external impurities for example. Impurity levels provide a smaller band gap within the cadmium telluride material in which electromagnetic radiation of energies of less than 1.45 eV can be captured. In particular the Figure clearly illustrates capture of infrared radiation by such processes, resultant excitation of electrons and their movement towards the conducting glass layer 303. Clearly a greater Schottky barrier is produced by pinning at energy level E5,
<Desc/Clms Page number 26>
which in turn results in greater energies being inflicted upon electrons within the cadmium telluride and therefore in a greater open circuit voltage, larger short circuit current and increased efficiency of the device. In contrast to the prior art model wherein the heterojunction is situated at the junction between the cadmium sulphide and cadmium telluride, the model concerning the present invention provides the required potential gradient, that is the required internal electric field, by a combination of the n-n heterojunction at the junction between the CdS and CdTe layers and, more importantly, the Schottky barrier formed at the junction of the cadmium telluride and the metal contact.
In a preferred embodiment of the present invention a thin film photovoltaic device is provided, of the type comprising: an n-type thin film window layer of a semiconductor material; an n-type thin film semiconductor photon absorber layer deposited on the window material layer, the photon absorber layer substantially comprising a compound from the set of compounds comprising: (i) Class 11 B element, of the Periodic Table of Elements, and Group VI element containing compounds; and (ii) Group III element and Group V element containing compounds; and a back metal contact affixed to the photon absorber layer ; the device being characterised in that: in accordance with a predetermined model of the device, wherein the photon absorber layer remains substantially n-type rather than undergoing type conversion, an n-n heterojunction is present within the device and a large Schottky barrier is required at the metal-thin film photon absorber layer interface,
<Desc/Clms Page number 27>
the photon absorber layer has been treated to: a. enhance n-type electrical conduction; and b. increase the height of the Schottky barrier, at the interface between the metal contact and said photon absorber layer, by pinning the Fermi energy level below the conduction band minimum and close to the valence band maximum.
As will be appreciated by those skilled in the art a variety of treatments can be determined from the new proposed model. Using the model various optimised treatments can be derived. Thus from reviewing the Periodic Table of the Elements, other Class II B metal elements exist in addition to cadmium. These include, for example, zinc and mercury. Similarly, a range of viable Group V) elements exist including tellurium, selenium, and sulphur. Electrical conduction through semiconductors is known to be affected by crystal structure and therefore better crystallinity is generally preferred. Since cadmium sulphide comprises a sulphur atom which is located next to chlorine in the Periodic Table then chlorine atoms are suitable for doping a cadmium sulphide based layer without major deformation being inflicted upon the crystal structure. In relation to cadmium telluride, a suitable doping agent would be iodine. If a doping atom is chosen which is too large then the crystal lattice is effectively swelled and therefore electron mobility is reduced. Similarly if too small a doping atom is chosen for a particular layer then the crystal structure shrinks and acts as a scattering centre thereby reducing charge carrier mobility.
During the annealing process intermixing of CdS and CdTe takes place forming ternary and/or quaternary compounds creating a graded band gap interface at the n-n heterojunction. Chemical treatments and annealing process improve crystallinity of CdTe, form larger grains, remove unwanted defects in the material, passivate grain boundaries and bring the doping concentrations to moderate values in the range 1015-1017 cm-3. The bulk of the CdTe layer remains
<Desc/Clms Page number 28>
n-type and the outermost layer contains high concentrations of defects responsible for Fermi level pinning at one of the five already identified levels. The thickness of the top surface layer varies in the region of a few 10OA, depending on the processing steps such as heat treatment and etching procedure. If the Fermi level is pinned close to the valence band, at 0. 960. 04 or 1. 180. 02 eV below the conduction band minimum, a large Schottky barrier is formed at the metal/CdTe interface creating the required band bending across the device for photovoltaic activity. Then the top surface layer of the CdTe material can be considered as a p-type layer, since the Fermi level is close to the valence band maximum. The resultant device, as those skilled in the art will realise, can be completely or partially depleted depending on the doping concentration achieved for the CdTe layer during growth and subsequent processing.
As the energy band diagram shown in Fig. 3 indicates, the internal electric fields near the n-n heterojunction and the metal/CdTe interface add up and this becomes a tandem solar cell. This model has been formulated using the complex results observed for metal/n-CdTe interfaces as summarised in Fig. 2. Note the large Schottky barrier contact required at the n-type CdTe/metal interface (not to scale). If alloying at the CdS/CdTe interface has properly taken place during the annealing process, the device structure is effectively a multilayer graded band gap tandem solar cell capable of absorbing a major part of the solar spectrum.
Under optimum conditions, such a structure may produce large currents in excess of the theoretically predicted maximum current density of-25 mAcm-2 [Reference No. 6] for a single p-n junction solar cell. In addition, this solar cell structure acts as an impurity photovoltaic cell creating electron-hole pairs by making use of defect levels within the bulk of the CdTe and at the CdTe/metal interface. For this creation of charge carriers, the photons with energy less than the band gap are used as schematically illustrated in Fig. 3. In this case since there is a strong electric field for charge carrier separation within the device, recombination and generation centres are favourably used to create more charge carriers to produce a higher current in the external circuit. Referring to the prior art model of Fig. 1 there is designated an ohmic contact to the p-type CdTe/metal
<Desc/Clms Page number 29>
interface. In contrast, according to the new model conducting glass forms an ohmic contact to n-CdS and the back metal contact forms a large Schottky barrier at the metal/CdTe interface.
Description of observed experimental results in terms of the two models Current-Voltage (I-V) measurements When light enters through the glass/CG side, the photogenerated charge carriers are created within the semiconducting layers and are separated and collected by the internal electric field. In both models electrons flow towards the conducting glass and holes flow towards the back metal contact making the CG layer negative and the metal contact positive in polarity. Both models produce similar polarity making it harder to think differently from the already assumed p-n junction model.
Capacitance-Voltage (C-V) measurements According to both models, C-V measurements are possible due to the presence of at least one active interface within each device structure. If the device is fully depleted due to low doping concentrations of CdTe in the region of - 1015 cm-3, capacitance values remain almost unchanged with the applied bias voltage approximately equal to the geometric capacitance of the structure. If the doping concentration is such that the depletion region covers only a part of the CdTe layer, then the capacitance varies according to the applied bias voltage providing a reasonable 1/C2 versus voltage plot and estimated doping concentration in the range 1016-1017 cm-3. There are numerous examples of such C-V measurements in the literature which demonstrate the above behaviour producing, doping concentrations in the range 1015-1017 cm-3. The work reported
<Desc/Clms Page number 30>
in References [7-10] are good examples for devices with efficiencies close to 10%.
Electron Beam Induced Current (EBIC) Measurements There are various reports in the literature giving EBIC results for such devices with contradicting conclusions [References : 11-13]. This method should create a peak of EBIC at the junction where the internal electric field is maximum. However, previous reports have shown peaks appearing at the CdS/CdTe interface, in the middle region of the CdTe layer and at the metal/CdTe interface, and therefore provide inconclusive EBIC results. In fact, if the device is fully depleted, the EBIC peak could appear at any place where the material quality is high with resultant greater charge carrier collection efficiency. The EBIC results reported in the past could be explained using both models for this device structure.
Results from Electrical Contacting Work Since the Schottky barrier at the metal/CdTe interface is determined by Fermi level pinning, almost any electrical contact shows the photovoltaic activity with varying efficiencies of this device, provided the electrical contact used does not completely destroy the p-layer on the surface. For example, a metal such as Cu, a p-type dopant of CdTe helps to keep the Fermi level close to the valence band and hence produce a low resistance contact. This will provide good results for freshly made devices, but with aging, Cu diffuses into the n-type CdTe region (ie beyond the surface p-layer) and forms a highly resistive layer due to compensation. Therefore the device will rapidly deteriorate showing an increased contact resistance. However, a contact containing a small amount of Cu will reduce the contact resistance due to p±doping of the surface p-layer without getting into the n-CdTe region. For this reason Cu/Ni or Cu/Au contacts with less than-5% Cu should act as a low resistive electrical contact. If the device is a simple p-n junction, Cu should always produce a good ohmic contact to p-CdTe due to in-diffusion of this p-type dopant instead of forming highly resistive contacts with aging. These experimental observations provide supporting
<Desc/Clms Page number 31>
evidence for the proposed alternative model, but the prior art p-n junction model fails to explain the results.
If indium or aluminium is used as the contact metal, photovoltaic activity may still be observed with a large series resistance and hence with a very small fill factor. This is due to the compensation effect introduced by n-type dopants (In or Al) in the p-type CdTe surface layer. The series resistance of 2 MQ has been observed for In contacts, when Cu containing contacts show only-50 Q series resistance for 2 mm diameter devices [Reference No. 14]. In many situations, if the p-type surface layer is very thin and the interactions of indium and aluminium are considerable during the processing steps, the metal contacts completely consume the surface p-layer reaching the n-type CdTe and thereby producing an ohmic contact. In these situations, there is no photovoltaic activities observed for the device and the I-V curves show ohmic behaviour with low series resistance.
These observations provide further strong basis for the inventors'assertions that the prior art p-n junction model of CdTe based solar cells is incorrect and thereby leads to devices with resulting poor efficiencies.
Doping of CdS and CdTe layers The main improvement necessary to existing CdTe based photovoltaic devices is the reduction of series resistance to increase the fill factor. Some groups, on the basis of the assumed p-n junction model have carried out very thoughtful experiments in the past, and the reports can be found in the literature [Reference No. 15]. A typical device contains about 2pm thick CdTe and a negligibly thin (0.05-0. 10 m) CdS layer on the conducting glass substrate.
Therefore the main body of this device contains CdTe, and if this material is assumed to be p-type, the most sensible doping is with a p-type dopant in CdTe to reduce the resistance. The elements Na, Ag and Cu are well-established pdopants in CdTe [Reference No. 16], and these elements have been added with fine control to the CdTe layers. Highly unexpected results were observed with an improved shunt resistance, increased series resistance of the diodes and hence
<Desc/Clms Page number 32>
a drastic reduction of the efficiency, mainly due to loss in the fill factor [Reference No. 14]. These results clearly illustrate that the main body of n-type CdTe material becomes resistive due to self compensation during doping with p-type dopants such as Na, Ag and Cu. Furthermore this experimental evidence strongly supports, in accordance with the present invention, the new model of the device and the associated methods of fabrication of improved photovoltiac devices. As is well known to those skilled in the art these experimental results cannot be explained using the assumed prior art p-n junction model.
The positive and drastic effects on device performance by CdCI2 treatment of both CdS and CdTe layers have been puzzling researchers during the past two decades [Reference No. 17]. In this treatment, according to the new model, chlorine clearly helps the n-type doping of both layers reducing the series resistance and hence improving the fill factor drastically. This treatment also helps to keep the CdTe surface rich in cadmium, which is necessary for producing high quality Schottky barriers at metal/n-CdTe interfaces [Reference No. 18]. There may also be other benefits such as a cementing effect of chlorine to form larger grains, but there are contradictory reports indicating substantial improvement of efficiency without observing any grain size improvements [Reference No. 4]. All these prior art reports do not discuss'n-type'doping of the CdTe layer since all the explanations are based on the assumed p-n junction device model. It should be noted that Cl is a well-established n-type dopant for CdTe material [Reference No. 16]. This most crucial CdOz treatment, needed for drastic device improvement, is therefore strong supporting evidence for the new model of concern to the present invention.
Further Experimental Evidence to Confirm the Structure of the Device The observed results and interpretations presented in the above entitled 'Results from Electrical Contacting Work'and'Doping of CdS and CdTe Layers' strongly indicate the supporting evidence for the new model put forward based on Fermi level pinning at the metal/n-CdTe interface. The following experiments
<Desc/Clms Page number 33>
have also been carried out to further test and confirm the nature of the device structure.
Following the usual procedure of the fabrication of the device structure as is well known to those skilled in the art, Au contacts and In/Ga contacts were made side by side on the same sample as shown in the Fig. 4. The device comprises a cadmium sulphide layer 401 deposited upon a conducting glass layer 402 which in turn is affixed to glass layer 403. Connected to conducting glass 402 is electrical connection 1. Deposited upon cadmium sulphide layer 401 is deposited cadmium telluride layer 402. Upon layer 402 are connected gold contacts 2 and 3 respectively, which are adjacent to each other, and two further adjacent contacts 4 and 5 respectively, each comprised of indium and gallium. The various situations tested are presented in Table 1. In/Ga contacts were annealed using a fine soldering iron tip to consume the top surface layer and hence to form a good ohmic contact between the In/Ga layer and n-type CdTe layer. Various contact combinations, as labelled in Fig. 4, were measured and the observations and conclusions are summarised in Table 1.
Table 1: A summary of current-voltage measurements carried out between different electrical contacts made on the device of Fig. 4 and the conclusions arising from these measurements.
<Desc/Clms Page number 34>
Two contacts Observations Remarks measured 1. Measurements Efficiency-10%. Rectifying Good solar cells between between (1 & 2), contacts with reverse Au and CG contacts.
(1 & 3). current of -10-7 A. Series resistance is-100Q.
2. Measurements Efficiency-0%, current in Two Schottky diodes are between both directions are in the back to back. Therefore (2 & 3) order of 10-7 A. the current measured is the reverse current of one of the diodes and there is no collection of charge carriers from this combination.
3. Measurements No photovoltaic activity Annealed In/Ga consume between and good ohmic currents p-surface layer and make (1 & 4), (1 & 5) are observed with series good ohmic contacts to nresistance of -800. CdTe layer. No rectification at CdS/CdTe interface and therefore photovoltaic activity is minimal.
4. Measurements No photovoltaic activity, In/Ga make ohmic between good ohmic currents with contacts to n-CdTe and (4 & 5) series resistance of -300, therefore conduction is through the CdTe layer.
5. Measurements Efficiency-10%. Rectifying In/Ga provide ohmic between (2 & 4), contacts with reverse contact to n-CdTe and (3 & 5). current -10-7 A. Series the rectifying contact is at resistance is-40Q. the Au/CdTe interface.
The above measurements confirm the existence of a large Schottky barrier at the Au/CdTe interface and the non-existence of a strong rectifying contact at the CdS/CdTe hetero-junction. It is also noteworthy that Das and Morris'work [Reference No. 19] on production of a better solar cell of 9.8% for tTO/SnOs/CdTe/meta) without a CdS layer than a solar cell of 8.8% for lTO/SnO2/CdS/CdTe/metal device with CdS layer [Reference No. 19]. This
<Desc/Clms Page number 35>
clearly indicates the rectifying contact required for photovoltaic activity is at the metal/CdTe interface rather than the CdS/CdTe hetero-junction. A large body of subsequent measurements on the electrodeposited glass/CG/CdS/CdTe/metal structures, as performed by the inventors of the present invention, has also confirmed the Fermi level pinning of barrier height at discrete levels (Fig. 5a). In particular levels producing a desirable large Schottky barrier are identified at 501 (0.96 eV) and at 502 (1.18 eV) respectively. It is interesting to note that exactly the same barrier heights are observed for electrodeposited CdTe thin layers, as are observed for metal contacts on bulk n-type CdTe (see Fig. 2). The different barrier heights, as shown in Fig. 5a appear for different batches of fabrication and their respective Voc values also tend to produce values which are discrete in nature, as shown in Fig. 5b at 504 and 505 respectively for example. The Voc values follow respective barrier heights since the Voc is a function of the barrier height. In order to produce high efficiency solar cells, the Fermi level should, in accordance with the present invention, be pinned at either 0. 960. 04 or 1. 180. 02 eV levels below the conduction band minimum.
Manufacture of and further development of the CdS/CdTe solar cell The results reported in the literature [Reference No. 5] combined with further work conducted by the inventors have enabled the new model of cadmium chalcogenide based photovoltaic devices to be put forward.
Fig. 6 schematically illustrates, in accordance with the photovoltaic device of Fig. 3, the main steps in producing a high efficiency CdTe based photovoltaic device of this type. At step 601 a model of a photovoltaic device to be fabricated is devised. A suitable model may comprise a model of the type schematically illustrated in Fig. 3. Such a model may be implemented on a computer so that various parameters may be adjusted and varied as desired with resulting effects indicated visually on a VDU. Following analysis of the model at step 602 required materials to construct the given photovoltaic device being fabricated may be obtained and any processing equipment required prepared. Similarly required
<Desc/Clms Page number 36>
treatments, such as for example doping solutions and the like, may be prepared ready for use. Following step 602, at step 603 a clean glass/conducting glass substrate is prepared ready for electrodeposition of the various semiconductor layers. At step 604 the prepared and degreased glass substrate layer is placed in an electrodeposition chamber and an n-type window layer of cadmium sulphide is deposited. Alternatively, other suitable window materials may be deposited such as zinc selenide, or copper oxide. Of course other methods of deposition may also be used in accordance with the present invention. However, in terms of costs associated with deposition methods, chemical bath deposition or electrodeposition is considered to be the best mode of deposition for use in relation to the present invention. Following step 604, at step 605 the n-type window layer may be enhanced in terms of its electrical conductivity through doping with an n-type group III or group Vil element. Thus for example doping with indium or gallium or chlorine or iodine may be appropriate. As those skilled in the art will understand, particular doping agents used depend upon the exact nature of the materials utilised and these can in general be relatively quickly found through routine experimentation. Following step 605 an absorber layer of cadmium telluride is deposited so as to form an n-type layer on top of the window layer. As will be recalled, the prior art method concerns depositing a layer of ntype cadmium telluride, but the prior art model specified that the cadmium telluride is fully converted to p-type upon annealing. Following step 606, in accordance with the present invention, the cadmium telluride layer is further processed. The window layer may also be processed along with the cadmium telluride layer. However the cadmium telluride layer at least is processed so as to maximise its n-type properties. This is in clear contrast to the methods associated with the prior art model. Thus for example the cadmium telluride layer is suitably doped with an n-type dopant such as with a group III or group VII element. Suitable elements include chlorine atoms and iodine atoms. In the preferred embodiment iodine atoms are used. Following step 607, at step 608 an optimised back metal contact may be added to the cadmium telluride layer. By optimise it is meant to create a large Schottky barrier at the metal semiconductor interface. In the best mode contemplated by the inventors the largest Schottky
<Desc/Clms Page number 37>
barrier possible should be obtained. By optimisation of the back metal contact it is meant careful selection of the particular metal used, but more importantly the processing of the cadmium telluride upper surface layer through heat treatment and etching to promote the desired characteristics. Following 608, at step 609 the fabricated device may be attached to an electrical circuit so as to provide useful power for various applications. Further details as regards improving the window material, the narrower band gap photon absorber material and the back metal contact are given below.
Further main steps to allow further improvement of these solar cell structure to achieve improved efficiencies are as described below. Preferred techniques for depositing the layers are electrodeposition or chemical bath deposition.
Improvements to window material The use of glass/CG substrates with lowest sheet resistance, minimum surface roughness and the selection of a suitable n-type window material with required qualities is a good starting point. Maximised crystallinity, lowest possible number of defects and doping concentration close to 1016 cm' will be desirable for the window material. In the case of n-CdS type window layers the doping of the material with group I elements or group VII elements enhances the electrical conductivity of the films. However, the introduction of some of these elements disrupts the crystallinity reducing the mobility of charge carriers and hence reduces the required electrical conductivity. All measures taken with the aim of obtaining the optimum electrical conductivity contributes to the enhancement of the device performance. The CdCI2 treatment of the CdS layer has already shown the positive effects of doping with chlorine.
Improvements to absorber material The absorber layer of the order of-2 m thickness should have optimised characteristics to optimise semiconduction properties such as better crystallinity, large grain size, grain boundary passivation, minimum possible recombination and generation centres and the lowest possible background impurities. The
<Desc/Clms Page number 38>
material layer should retain n-type electrical conduction and hence the ideal dopants will be group III or group Vit elements. Achievement of doping concentrations in the desired region of 5x10-5x1017 cm' are optimal for this device structure. Many factors contribute to this ultimate doping concentration and hence to achieve the optimum electrical conductivity given by c=ne. This requires systematic experimentation on materials growth, impurity identification and removal, doping and processing steps including heat treatment. The processing steps including chemical treatments with cadmium halide solutions, heat treatment in air and wet etching should produce a CdTe layer with optimum n-type properties together with a p-like surface layer of the order of a few 100A, to achieve the Fermi level pinning close to the valence band maximum.
Improvements to back metal contact For an efficient solar cell device, the Schottky barrier height should be either - 0. 96 or 1.18 eV for the system. The formation of lower Shottky barriers results in poor performance of the cadmium telluride/cadmium sulphide based solar cell and is due to the weak internal electric field created within the cell. Selection of a metal contact containing a small amount of p-type dopant such as Cu or Sb support the Fermi level pinning close to the valence band and thereby produces an efficient solar cell. Hence the Cu/Au, Cu/Ni or Sb containing contacts are good candidates to produce low resistance contacts to this device structure.
However, the in-diffusion of a p-type dopant into the n-type CdTe layer should be avoided in order to eliminate the formation of a very resistive electrical contact with aging. When this happens, and the efficiency drops down considerably, it should be possible to remove the entire back contact using chemical etching, and reproduce the working device again if there is no damage to the thin film structure. This procedure should re-produce the high efficiency devices again and work on this aspect of the invention by the inventors has indeed confirmed this observation [Reference No. 14]. Introduction of a p-type thin semiconducting layer with a band gap larger than that of CdTe (eg: ZnTe), or Sb containing layers such as Sb2Te3 protects the p-type top surface layer from reactions with the metal contact layer, improving both the efficiency and the durability of the device.
<Desc/Clms Page number 39>
A suitable conducting polymer layer with p-type conduction and a band gap greater than that of CdTe is ideal for this purpose as schematically illustrated in Fig. 7. Inorganic/organic hybrid devices of this kind made using a conducting polymer layer can significantly increase the lifetime of the solar cell. A further way of improving both the performance efficiency and the lifetime is to form a metalinsulator-semiconductor (MIS) type contact with ultra thin insulating layers. The methods of forming, and suitable types of, such layers can be derived from a consideration of the work reported in Reference No. 20. Inorganic compounds such as calcium fluoride (CaF2) or strontium fluoride (SrF2) or any other insulating material is suitable for this purpose. As further advantage of using such a material is that pinhole plugging of the device is provided for.
Fig. 7 schematically illustrates a cadmium chalcogenide based solar cell 701 which comprises a conducting glass substrate 702, a cadmium sulphide layer 703 deposited upon layer 702 and a cadmium telluride layer 704 deposited upon layer 703. The prior art model of cadmium sulphide/cadmium telluride based solar cells clearly teaches a way from adding an insulating material between the cadmium telluride and a metal layer 705. However in accordance with the present invention the height of the Schottky barrier can be increased further by introducing an additional layer 706 between said cadmium telluride layer and said metal contact. The main purpose for introducing a layer is to prolong the lifetime of the solar cell by protecting the cadmium telluride upper surface layer from chemical reactions occurring with the metal. However a secondary advantage is that, if an insulating polymer is used, the Schottky barrier height is desirably increased. As another embodiment shown earlier, the cadmium telluride layer may be further enhanced in terms of it's n-type electrical characteristics-by doping with group III or group VII atoms 707,708.
Fig. 8 further details the step of optimising the base metal contact as illustrated in Fig. 6 by adding a layer of insulating polymer of the type schematically illustrated in Fig. 7. Following step 607, at step 801 a given metal contact to use for a particular device being made is selected. Following step 801,
<Desc/Clms Page number 40>
at step 802 a selected protective layer, such as a conducting polymer or an insulating polymer, such as CaF2 or SrF2 is introduced on top of the cadmium telluride layer so as to protect the narrow p-type top surface layer of the cadmium telluride. Following step 802, at step 803, the metal contact selected at step 801 is added on top of the protective layer. The steps shown in Fig. 8 may be adjusted for a given device under construction. In particular, for devices based on different compounds to cadmium sulphide and cadmium telluride the insulating layer is to be positioned between the metal and the outermost photon absorber layer.
Multilayer graded band gap approach The introduction of a third layer, between the window layer and the cadmium based photon absorber layer, with an intermediate energy band gap will enable the strengthening of the slope of the energy band diagram which is the internal electric field, in order to enhance the charge carrier collection. The energy band diagram of such a device is shown in Fig. 9 (not to scale) and CdSe with an intermediate band gap of 1.70 eV has been found to be particularly suitable since the element Cd is common for all three semiconductors used. Thus n-type CdSe layer 901 is deposited on to an n-CdS window layer 902 and an ntype CdTe layer 903 is thereafter deposited on layer 901. The example illustarted clearly comprises an n-n-n type structure with the band gap of the layers decreasing in a direction towards the metal contact 904. Fig. 11 may be considered to be an extension of Fig. 3 and has a large Shottky barrier 905 located at the junction between the outermost photon absorber layer 903 and the metal contact 904. During annealing and the aging process, this structure becomes a multilayer graded band gap tandem solar cell due to intermixing of materials at two heterojunctions. Thus in the device illustrated a first heterojunction is present at the interface between layers 901 and 902 and a second heterojunction is present at the interface between layers 901 and 903. If there are no other detrimental effects within the device, this solar cell structure should improve its energy conversion ability with time. During annealing treatments, intermixing at hetero-junctions takes place and the device structure
<Desc/Clms Page number 41>
becomes a graded band gap multilayer tandem device with improved collection efficiencies. Devices fabricated in this way improve at their hetero-junctions with aging and absorb a major part of the solar spectrum due to effective utilisation of photons at different regions of the device structure. Photons with energy less than 1.45 eV are also utilised within the CdTe layer and closer to the back metal contact as shown in Fig. 9 to create photogenerated charge carriers. These carriers are collected efficiently, with the existing high electric field in these thin film device structures. Since the theoretical efficiencies predicted for these type of devices are-86% [Reference No. 21], the future potential of these devices is very high.
The device of Fig. 9 is designed to absorb as much of the electromagnetic spectrum as possible. The two junctions and the Schottky barrier effectively add together to provide an increased electrical potential across the device as compared to the two layer device of Fig. 3. In common with the device of Fig. 3 the outermost absorber layer 903 has a narrow p-type outer layer.
Fig. 10 schematically illustrates, in accordance with the photovoltaic device of Fig. 9, the main steps in producing a CdTe based multi-layer graded band gap photovoltaic device structure. At step 1001 a model of the device to be fabricated is established in accordance with the present invention. Thus a device to be fabricated is required to comprise an n-type thin film window layer of a semiconducting material comprising, for example, a metal element from Class 11 B of the period table of elements; a thin film photon absorber layer formed of a second semiconductor material comprising a metal element, for example, from Class II B of the periodic table of the elements; and a back metal contact fixed to the outer surface of said second layer. In between the first and second semiconductor layers there is required an intermediate thin film layer of a third semiconductor photon absorber material comprising, for example, a metal element of Class tt B of the periodic table of the elements. A further requirement is that the band gap of the semiconducting materials is required to decrease from the window material to the outermost second semiconducting material. In other
<Desc/Clms Page number 42>
words the band gap is required to be largest for the window material, next largest for the intermediate layer and smallest for the outermost photon absorber layer. As indicated in Fig. 9 a suitable material for the outermost absorber layer is ntype CdTe, a suitable material for the intermediate layer is n-type CdSe, and a preferred window layer is n-type ZnSe, although CdS will suffice. In accordance with the predetermined model of the device the second and the intermediate photon absorber layers remain substantially n-type and the large Schottky barrier and two n-n heterojunctions provide the required internal electric field. At least one of the second and the intermediate layers is treated to enhance its n-type electrical conductivity and the second semiconductor layer is treated to increase the height of the Schottky barrier at the interface between the second semiconductor layer and the metal contact by pinning the Fermi energy level of the second layer below the conduction band minimum. Following step 1001, at step 1002, required materials for fabricating the device are obtained and relevant processing equipment and treatments to be applied are prepared. Following step 1002, at step 1003, a clean glass/conducting glass substrate is prepared ready for electrodeposition purposes. At step 1004, the glass substrate is placed in an electrodeposition chamber and an n-type window layer of CdS, ZnSe or CU20 is deposited thereon. Following step 1004, at step 1005, the window layer is preferably doped using an n-type dopant consisting of a group III or group Vil element so as to obtain optimum electrical conductivity. Following step 1005, at step 1006 the intermediate photon absorber layer of n-type cadmium selenide is deposited and doped with an n-type dopant to improve its n-type electrical conductivity. Following step 1006, at step 1007 the outermost photon absorber layer of n-type cadmium telluride is deposited using electrodeposition. Following step 1007, in step 1008, the outer absorber layer is processed so as to maximise it's n-type properties by doping with an n-type dopant and adding impurities, such as iodine atoms, and heat treating and chemically etching the surface to create the desired Fermi energy level pinning positions. Following step 1008, at step 1009, a back metal contact is added and the contact with the outermost photon absorber layer is optimised. In other words as large a Schottky barrier as possible is configured at the metal-semiconductor interface so as to promote flow
<Desc/Clms Page number 43>
of electrons and holes as schematically illustrated in Fig. 9. Following step 1009, at step 1010 the completed device is attached to a circuit for useful power generation. An MIS type contact can also be used here, as described earlier, to enhance the performance and the durability of the device.
In accordance with the invention, each photon absorber layer substantially comprises a compound from the set of compounds comprising: (i) Class II B element, of the Periodic Table of Elements, and Group V) element containing compounds; and (ii) Group III element and Group V element containing compounds.
Thus, for example, in the case of a Class II B element, cadmium is preferred for each layer. Using the same Class II B element in each layer is preferred as it aids intermixing at the boundaries of the layers and therefore enhances the multi-layer nature of the device. Over time the multi-layered device may infact become a device having a high, and perhaps infinite, number of layers, each layer having a slightly different band gap value to it's neighbouring layers and therefore facilitating absorption of a large proportion of the electromagnetic spectrum. For the Group VI element the preferred structure is as indicated in 9. That is CdS for the window layer, CdSe for the intermediate photon absorber layer and CdTe for the outer photon absorber layer. This is because, as shown in Fig. 9, the band gaps decrease in this order of layers and therefore a wider span of the electromagnetic spectrum is absorbed.
The invention also allows for photovoltaic devices to be fabricated using photon absorber compounds of a wide range of other semiconductor materials. In particular compounds comprised of Group III and Group V elements may yield high efficiency devices. Examples of suitable material combinations include:
<Desc/Clms Page number 44>
Gallium nitride (GaN) as a wide band gap window photon absorber material together with gallium arsenide (GaAs) as a narrower band gap photon absorber layer; and Indium nitride (InN) as a wide band gap window material together with indium phosphide (InP) as a narrower band gap photon absorber layer.
As will be appreciated by those skilled in the art the methods of fabrication and design of photovoltaic devices may, in accordance with the invention, be used with and applied to the entire range of semiconductor materials. However in the best mode contemplated by the inventors compounds comprised of the above specified Class and groups of elements should be used.
Summary of latest results The latest glass/CG/CdS/CdTe/metal devices show dark I-V curves as shown in Figures 11 (a) and 11 (b). The rectification factors at 1. OV, for best devices show over 4 orders of magnitude. It should be noted that to achieve over 12% efficiencies from this system, only 3 orders of magnitude rectification factor is sufficient [Reference. 14]. The barrier heights extracted from the diodes which show ideality factors less than 1.4, provide values close to 1.20 eV, which is the desired Schottky barrier height obtained by the deepest Fermi level pinning position close to the valence band maximum.
A typical I-V curve under AM1.5 illumination for our latest devices is shown in Fig. zu The Voc over 600 mV, and fill factors about 0.45 are typical values obtained for these devices but the Jsc over 60 acm-2 is strikingly high as expected for a multilayer graded band gap tandem solar cell device.
Conclusions The novel alternative model for the device structure, glass/CG/CdS/CdTe/ metal, solar cell explains the device behaviour in terms of a combination of an n-n heterojunction and a large Schottky barrier at the CdTe/metal interface. The
<Desc/Clms Page number 45>
materials growth, chemical and heat treatments and wet chemical etching provide the right conditions for the Fermi level pinning to occur at one of five identified ladder of energy levels (0. 400. 04,0. 650. 02,0. 730. 02,0. 960. 04 and 1. 180. 02 eV) at the metal/CdTe interface. To produce an efficient solar cell structure, the Fermi level should be pinned close to the valence band maximum (ie at 0. 960. 04 or 1. 180. 02 eV). Since, in accordance with the invention, both materials in the device structure remain n-type, the device can be treated as an n-n-Schottky barrier structure. Appropriate doping and improvements to the metal contacts help to further improve the efficiency of the device. Devices fabricated in accordance with the present invention show typical values of Voc over 600 mV, fill factors of about 0.45 and Jsc over 60 mAcm-2. The corresponding efficiencies observed are 18%. In contrast to these multi-layer devices as configured in accordance with the present invention, the highest reported efficiency value for the 2-layer device is 15.9% as presented in Reference No. 2. The improvement in the short circuit current density made possible by the present invention and the ability to further improve both Voc and FF indicates the possibility of achieving much higher efficiencies in the future.
<Desc/Clms Page number 46>
References 1. M A Contreras, B Egaas, K Ramanathan, J Hiltner, A Swartzlander, F Hasoon and R Noufi. , Prog. Photovolt : Res. Appl. 7, 311-316 (1999).
2. J Britt and C Ferekides, Appl. Phys. Lett. 62,2851 (1993).
3. B M Basol, E S Tseng, R L Rod, 1983 US Patent 4 388 483., and B M Basol, J. Appl. Phys. Vol. 55, No. 2,1984, pp 601-603.
4. J Fritsche, S Gunst, E Golusda, M C Lejard, A Thiben, T Mayer, A Klein, R Wendt, R Gegewart, D Bonnet and W Jaegermann. , Thin Solid Films 387 (2001) 161-164.
5. I M Dharmadasa. Prog. Crystal Growth and Charact. Vol. 36, No. 4 (1998) pp 249-290.
6. A M'baye. , Donnees solaires pour differentes caracteristiques atmospheriques, 1980, CNRS, Sophia antipolis, BP)-06560 Va ! bonne., p 23.
7. S K Das., Solar Energy Materials and Solar Cells 29 (1993) 277-287.
8. P K Raychaudhuri. , J. Appl. Phys. 62 (7), 1 October 1987, pp3025-3028.
9. T L Chu, S S Chu and S T Ang.,. J. Appl. Phys. 64 (3), 1 August 1988, pp 1233-1237.
10. G C Morris, P G Tanner and A Tottszer, Materials Forum (1991) 15,21-29.
11. N Nakayama, H Matsumoto, A Nakano, S Ikagami, H Uda and T Yamashita, Japanese J Appl. Phys. Vol. 19, No. 4, April 1980, pp 703-712.
12. (a). K W Mitchell, A L Fahrenbruch and R H Bube, J. Appl. Phys. Vol. 48, No. 10, Oct. 1977, pp 4365-4371. (b). R N Bhattacharya and K Rajeswar, J.
Appl. Phys. 58 (9) 1 November 1985, pp 3590-3593.
13. S A Galloway and K Durose, Inst. Phys. Conf. Ser. No. 146. Paper presented at Microsc. Semicond. Mater. Conf. , Oxford, 20-23 March 1995.
14. 1M Dharmadasa et al. Unpublished work.
15. S Dennison, J. Mat. Chem., Vol. 4, No. 1, (1994) pp41-46.
16. K Zanio, Semiconductors and Semimetals, Vol. 13, Cadmium Telluride, Academic Press (1978).
17. B M Basol, E S Tseng and D S Lo, 1986 US patent 4 629 820.
<Desc/Clms Page number 47>
18. I M Dharmadasa, J M Thornton and R H Williams, Appl. Phys. Lett. 54 (2) 137 (1989).
19. S K Das and G C Morris. , J. Appl. Phys. 73 (2), 15 Jan (1993) pp 782-786.
20. G G Roberts, M C Petty and I M Dharmadasa, IEE Proc, Vol. 128, Pt 1, No 6, December 1981. p197.
21. Third Generation Photovoltaics : Ultra high conversion efficiency at low cost. M A Green. Progress in Photovoltaics, Vol. 9, No. 2, pp123-135. (and other presentations in 1 ih PV conference, Munich, Nov. 2001).

Claims (93)

Claims :
1. A thin film photovoltaic device of the type comprising: an n-type thin film window layer of a semiconductor material ; an n-type thin film semiconductor photon absorber layer deposited on said window material layer, said photon absorber layer substantially comprising a compound from the set of compounds comprising: (i) Class II B element, of the Periodic Table of Elements, and Group Vi element containing compounds; and (ii) Group III element and Group V element containing compounds; and a back metal contact affixed to said photon absorber layer ; said device being characterised in that: in accordance with a predetermined model of said device, wherein said photon absorber layer remains substantially n-type rather than undergoing type conversion, an n-n heterojunction is present and a large Schottky barrier is required at the metal-thin film photon absorber layer interface, said photon absorber layer has been treated to: a. enhance n-type electrical conduction; and b. increase the height of said Schottky barrier, at the interface between said metal contact and said photon absorber layer, by pinning the Fermi
<Desc/Clms Page number 49>
energy level below the conduction band minimum and close to the valence band maximum.
2. A thin film photovoltaic device according to Claim 1, wherein said photon absorber layer substantially comprises n-type cadmium telluride (CdTe).
3. A thin film photovoltaic device according to Claim 1 or Claim 2 wherein said window layer comprises n-type cadmium sulphide (CdS).
4. A thin film photovoltaic device according to any preceding claim, wherein said n-type enhancement treatment comprises chemically doping said photon absorber layer with an n-type dopant from the set of groups comprising Group III elements and Group VII elements.
5. A thin film photovoltaic device according to any of Claims 1 to 4, wherein said n-type enhancement treatment comprises doping with a cadmium halide based dopant such as CdC12, CdBr2 or Cuts.
6. A thin film photovoltaic device according to any of Claims 1 to 5, wherein said n-type enhancement treatment comprises heating said device in air at a temperature between 2500C and 500 C.
7. A photovoltaic device according to Claim 6, wherein said heat treatment comprises heating said device at approximately 450 C for approximately 20 minutes.
8. A photovoltaic device according to Claim 4 or claim 5, wherein the concentration of said applied doping is in the approximate region of 5x1015- 5x1017 atoms per cm3.
9. A photovoltaic device according to any of Claims 1 to 8, wherein said n-type enhancement treatment is also applied to said window layer.
<Desc/Clms Page number 50>
10. A photovoltaic device according to any of Claims 1 to 9, wherein said Fermi energy level is pinned as deep as possible below the conduction band minimum so as to create the maximum possible Schottky barrier.
11. A photovoltaic device according to Claim 10, wherein said Fermi energy level is pinned at a value of at least 0.40 0. 04 eV.
12. A photovoltaic device according to any preceding Claim, wherein said Fermi energy level is pinned at a value of approximately : 0.96 0. 04 eV or 1.18 0. 02 eV below said conduction band minimum.
13. A photovoltaic device according to any preceding Claim, wherein said photon absorber layer has a narrow p-type top surface layer which is protected from said metal contact by a material layer positioned in between said photon absorber layer and said metal contact.
14. A photovoltaic device according to Claim 13, wherein said protective layer comprises a narrow p-type semiconducting layer having a band gap larger than that of said photon absorber layer.
15. A photovoltaic device according to Claim 13, wherein said protective layer comprises an ultra thin organic insulating polymer or an inorganic insulator.
16. A photovoltaic device according to any preceding Claim wherein said n-type window layer is deposited on a transparent conducting glass front substrate layer.
<Desc/Clms Page number 51>
17. A photovoltaic device according to any preceding Claim, wherein said window layer is deposited using electrodeposition or chemical bath deposition.
18. A photovoltaic device according to any preceding Claim, wherein said photon absorber layer is deposited using electrodeposition.
19. A method of fabricating a thin film photovoltaic device comprising the steps of: configuring an n-type, wide band gap, thin film window substrate, layer of semiconductor material; on said substrate layer, depositing a thin film of an n-type semiconductor photon absorber compound from the set of compounds comprising: (i) Class II B element, of the Periodic Table of Elements, and Group Vi element containing compounds; and (ii) Group III element and Group V element containing compounds; said method being characterised by comprising the further steps of: a. configuring a pre-defined model of said device being fabricated, in which, said photon absorber layer is affixed to a back metal contact, an n-n heterojunction is present within said device, a large Schottky barrier is required at the metal-photon absorber film interface and said photon absorber layer remains substantially n-type rather than undergoing type conversion from n-type to p-type; b. in accordance with said model, treating said photon absorber layer to specifically increase said n-type electrical conduction;
<Desc/Clms Page number 52>
c. affixing a said back metal contact to said photon absorber layer ; and d. treating said device to specifically create a large Schottky barrier at the interface between said metal contact and said photon absorber layer, by pinning the Fermi energy level of said photon absorber layer below the conduction band minimum and closer to the valence band maximum.
20. The method according to Claim 19, wherein said n-type window layer comprises cadmium sulphide.
21. The method according to Claim 19 or Claim 20, wherein said n-type semiconductor photon absorber compound comprises cadmium telluride.
22. The method according to any of Claims 19 to 21, wherein at least one of said layers is deposited using electrodeposition.
23. The method according to any of Claims 19 to 22, wherein said step of treating said device to specifically increase said n-type electrical conduction comprises chemically doping said photon absorber layer with an n-type dopant from the set comprising Group III elements and Group Vil elements.
24. The method according to Claim 23, wherein said doping is applied to both said photon absorber layer and said window layer.
25. The method according to Claim 23 or Claim 24, wherein said n-type dopant comprises a cadmium halide such as Cdtz. CdBr2 or CdCi2
26. The method according to Claim 23 or Claim 24 wherein said doping agent comprises an element from the set comprising iodine, chlorine and bromine.
<Desc/Clms Page number 53>
27. The method according to any of Claims 19 to 26, wherein said treatment configured to increase said n-type electrical conduction comprises heating said device in air at a temperature between 250 C and 500 C.
28. The device according to Claim 27, wherein said heat treatment comprises heating said device at approximately 450 C for approximately 20 minutes.
29. The method according to any of Claims 24 to 26, wherein said doping applied is in the approximate concentration of 5x10-5x1017 dopant atoms per cm3.
30. The method according to any of Claims 19-30, wherein said step of pinning said Fermi energy level comprises pinning said Fermi level as deep as possible below the conduction band minimum so as to create the maximum possible Schottky barrier.
31. The method according to any of Claims 19-31, wherein said Fermi energy level is pinned at a predetermined value of at least 0.40 t 0.04 eV.
32. The method according to any of Claims 19-30, wherein said Fermi energy level is pinned at a value of approximately: 0.96 t 0.04 eV or 1.18 0. 02 eV below said conduction band minimum.
33. The method according to any of Claims 19 to 32, comprising the further step of incorporating an intermediate protective layer between the outer surface of said photon absorber layer and said metal contact, said protective layer being configured to protect a narrow p-type top surface layer of said photon absorber layer from contacting said metal so as to thereby prevent chemical reactions occurring between said photon absorber layer and said metal.
<Desc/Clms Page number 54>
34. The method according to Claim 33, wherein said protective layer comprises a narrow p-type semiconducting layer having a band gap larger than that of said photon absorber layer.
35. The method according to Claim 34, wherein said protective layer comprises an organic insulating polymer or an inorganic insulating compound to form an MIS type contact.
36. The method according to any of Claims 19-35, wherein said step of configuring said n-type window layer comprises depositing said window layer on a transparent conducting glass front substrate layer.
37. A method of designing a thin film photovoltaic device of the type comprising : an n-type thin film window layer of a semiconductor material; an n-type thin film semiconductor photon absorber layer deposited on said window material layer, said photon absorber layer substantially comprising a compound from the set of compounds comprising: (i) Class 1\ B element, of the Periodic Table of Elements, and Group Vi element containing compounds; and (ii) Group III element and Group V element containing compounds; and a back metal contact affixed to said photon absorber layer ; said method being characterised by comprising the steps of:
<Desc/Clms Page number 55>
(i). creating a model of said device, wherein said model comprises the following elements: a. a representation of an n-n heterojunction at the interface between said window material absorber layer and said photon absorber layer, said photon absorber layer being specified as substantially n-type; b. a representation of a large Schottky barrier at the interface between said back metal contact and said photon absorber layer, the outer surface region of said photon absorber layer, which is in contact with said metal, being specified to be p-type; and c. a representation of said window layer as n-type; (ii). in accordance with said model determining that, in order to improve the efficiency of electricity generation by said device being designed, said photon absorber layer should be doped with an n-type dopant; (iii). selecting a suitable n-type dopant for doping at least said photon absorber layer ; (iv). in accordance with said model determining that, in order to further improve the efficiency of electricity generation by said device being designed, said device should be treated so as to maximize the height of said Schottky barrier and thereby facilitate the movement of electrons in a direction from said Schottky junction towards said window layer and also to facilitate the movement of holes in a direction from said window layer towards said Schottky junction; and (v). based on said model, determining a scheme of treatment to:
<Desc/Clms Page number 56>
a. further improve the n-type electrical properties of said photon absorber layer ; b. pin the Fermi energy level of said photon absorber layer below the conduction band minimum and closer to the valence band maximum, with the aim of thereby achieving said maximised Schottky barrier height.
38. The method according to Claim 37, wherein said method is implemented in the form of a computer program.
39. The method according to Claim 37 or 38, wherein said represented photon absorber layer comprises cadmium telluride.
40. The method according to any of Claims 37 to 39 wherein said represented window layer comprises cadmium sulphide.
41. The method according to any of Claims 37 to 39 wherein said represented window layer comprises zinc selenide.
42. The method according to any of Claims 37 to 41, wherein said ntype doping comprises doping with a cadmium halide.
43. The method according to Claim 42, wherein said cadmium halide comprises the element iodine or bromine.
44. The method according to any of Claims 37 to 43, wherein said step of determining that said Schottky barrier height should be maximised comprises the requirement that the Schottky barrier should be set to at least 0.40 : 0. 04 eV to observe photovoltaic activity.
45. The method according to any of Claims 37 to 44, wherein said step of determining that said Schottky barrier should be maximised, comprises the
<Desc/Clms Page number 57>
requirement that the Schottky barrier height required is that from the predetermined set comprising: approximately 0.96 0. 04 eV; and 1.18 0. 02 eV.
46. The method according to any of Claims 37 to 45, wherein said step of determining that said Schottky barrier should be maximised comprises identifying a suitable intermediate protective layer to be placed in between said photon absorber layer and said metal.
47. A thin film photovoltaic device of the type comprising: an n-type, wide band gap, thin film window layer of a semiconductor material; an n-type thin film semiconductor photon absorber layer specifically deposited on said window layer to operate as an n-type layer, said photon absorber layer substantially comprising a compound from the set of compounds comprising: (i) Class II B element, of the Periodic Table of Elements, and Group VI element containing compounds; and (ii) Group III element and Group V element containing compounds; and a back metal contact; said device being characterised in that it further comprises:
<Desc/Clms Page number 58>
a thin protective layer formed between said photon absorber layer and said back metal contact, said protective layer being of a type to protect said photon absorber layer from chemically reacting with said metal contact.
48. A thin film photovoltaic device according to Claim 47, wherein said protective layer comprises an ultra thin insulator.
49. A thin film photovoltaic device according to Claim 47 or Claim 48, wherein said protective layer comprises a semiconductor.
50. A thin film photovoltaic device according to any of Claims 47 to 49, wherein said protective layer comprises a p-type semiconductor material having a larger band gap than said photon absorber layer.
51. A thin film photovoltaic device according to Claim 50, wherein said insulator comprises an organic polymer or an inorganic material such as CaF2 or SrF2.
52. A thin film photovoltaic device according to any of Claims 46 to 50, wherein at least one of said window layer and said photon absorber layer has been deposited using electrodeposition.
53. A thin film photovoltaic device according to any of Claims 47 to 52, wherein said window layer has been deposited onto a conducting glass substrate.
54. A thin film photovoltaic device according to any of Claims 46 to 53, wherein said device has been fabricated to enhance n-type electrical conduction.
<Desc/Clms Page number 59>
55. A thin film photovoltaic device according to any of Claims 47 to 54, wherein said device has been fabricated with a large Schottky barrier at the interface between said metal and said photon absorber layer.
56. A thin film photovoltaic device according to Claim 55, wherein said intermediate protective layer enhances the height of said Schottky barrier.
57. A thin film photovoltaic device according to any of Claims 47 to 56, wherein said window layer comprises cadmium sulphide.
58. A thin film photovoltaic device according to any of Claims 47 to 57, wherein said photon absorber layer comprises cadmium telluride.
59. A method of fabricating a thin film photovoltaic device comprising the steps of: configuring an n-type, wide band gap, thin film window layer of a semiconductor substrate material; on said substrate layer, depositing a thin film of an n-type semiconductor photon absorber compound from the set of compounds comprising: (i) Class II B element, of the Periodic Table of Elements, and Group VI element containing compounds; and (ii) Group III element and Group V element containing compounds, said photon absorber being specifically deposited to operate as an n-type material ;
<Desc/Clms Page number 60>
said method being characterised by comprising the further steps of: forming a thin protective layer on the outer surface of said photon absorber layer ; and affixing a back metal contact to said protective layer so that said protective layer is intermediate to said photon absorber layer and said metal contact, said protective layer being configured to protect said photon absorber layer from chemically reacting with said metal contact.
60. The method according to Claim 59, wherein said intermediate layer comprises an inorganic insulator or a p-type wide band gap conducting polymer.
61. The method according to Claim 59 or Claim 60, wherein said window material comprises cadmium sulphide.
62. The method according to any of Claims 59 to 61, wherein said photon absorber layer comprises cadmium telluride.
63. A thin film photovoltaic device of the type comprising: an n-type thin film window layer of a first semiconducting material substantially comprising a compound from the set of compounds: (i) Class II B element, of the Periodic Table of Elements, and Group V) element containing compounds; and (ii) Group III element and Group V element containing compounds;
<Desc/Clms Page number 61>
an n-type thin film photon absorber layer of a second semiconductor material, said photon absorber layer substantially comprising a compound from the set of compounds: (i) Class II B element, of the Periodic Table of Elements, and Group VI element containing compounds; and (ii) Group III element and Group V element containing compounds; and a back metal contact affixed to the outer surface of said second material layer ; said device being characterised in that: in between said first and said second semiconductor layers there is an intermediate thin film layer of a third semiconductor photon absorber material substantially comprising a compound from the set of compounds: (i) Class II B element, of the Periodic Table of Elements, and Group VI element containing compounds; and (ii) Group III element and Group V element containing compounds; and wherein the band gap of said semiconducting materials decreases from said window material to said outermost second said semiconducting material.
64. A thin film photovoltaic device according to Claim 63, wherein each said semiconductor layer comprises the element cadmium.
<Desc/Clms Page number 62>
65. A thin film photovoltaic device according to Claim 63 or 64, wherein one or more of said layers are deposited by electrodeposition.
66. A thin film photovoltaic device according to any of Claims 63 to 65, wherein said window layer comprises n-type cadmium sulphide.
67. A thin film photovoltaic device according to any of Claims 63 to 65, wherein said window layer comprises n-type zinc selenide.
68. A thin film photovoltaic device according to any of Claims 63 to 67, wherein said intermediate layer comprises n-type cadmium selenide (CdSe).
69. A thin film photovoltaic device according to any of Claims 63 to 68, wherein said outermost second semiconductor layer comprises cadmium telluride.
70. A thin film photovoltaic device according to any of Claims 63 to 69, wherein said device is further characterised in that: in accordance with a predetermined model of said device wherein said second and said intermediate photon absorber layers are substantially n-type during operation; an n-n heterojunction is required within said device; and a large Schottky barrier is required at the metal-second semiconductor thin film interface, at least one of said second and said intermediate layers has been treated to enhance its n-type electrical conductivity; and said second semiconductor layer has been treated, to increase the height of said Schottky barrier at the interface between said second semiconductor layer
<Desc/Clms Page number 63>
and said metal contact, by pinning the Fermi energy level of said second layer below the conduction band minimum and closer to the valence band maximum.
71. A thin film photovoltaic device according to Claim 70, wherein said enhancement of said n-type electrical conduction is due to n-type doping.
72. A thin film photovoltaic device according to Claim 70 or Claim 71, wherein said enhancement of said n-type electrical conduction comprises treatment with CdC12, Cd) or CdBr2.
73. A thin film photovoltaic device according to any of Claims 70 to 72, wherein said second semi-conductor layer is doped with an impurity comprising iodine, bromine or chlorine atoms.
74. A thin film photovoltaic device according to any of Claims 63 to 73, wherein said layers are heated in air to a temperature of 2500 to 5000C.
75. A thin film photovoltaic device according to Claim 74, wherein said layers are heated at a temperature of approximately 4500C for approximately 20 minutes.
76. A thin film photovoltaic device according to any of Claims 63 to 75, wherein said device is treated to encourage mixing of the semiconductor layer materials at the boundaries of said layers.
77. A thin film photovoltaic device according to any of Claims 63 to 76, wherein in between said back metal contact and said second photon absorber layer, there is additionally included a protective layer so configured to prevent reaction between said second semiconductor material and said metal.
<Desc/Clms Page number 64>
78. A thin film photovoltaic device according to Claim 77, wherein said protective layer comprises an organic polymer, an inorganic fluoride layer or a ptype conducting polymer.
79. A thin film photovoltaic device as claimed in any of Claims 63 to 78, wherein said device comprises a multi-layer graded band gap structure.
80. A thin film photovoltaic device as claimed in any of Claims 63 to 79, wherein the outer surface of said second semiconductor material has been chemically etched.
81. A thin film photovoltaic device according to Claim 70, wherein said Fermi energy level is pinned at the largest of a plurality of predetermined energy level positions.
82. A photovoltaic device as claimed in Claim 81, wherein said Fermi energy level is pinned at approximately 0.96 eV.
83. A photovoltaic device according to Claim 81, wherein said Fermi energy level is pinned at approximately 1.18 eV.
84. A photovoltaic device according to any of Claims 63 to 83, wherein said semiconductor material comprises defect levels due to addition of impurities or native defects configured to enable capture of low energy infra-red electromagnetic radiation having an energy of less than 1.45 eV.
85. A method of fabricating a thin film photovoltaic device of the type comprising :
<Desc/Clms Page number 65>
an n-type thin film window layer of a first semiconducting material substantially comprising a compound from the set of compounds: (i) Class II B element, of the Periodic Table of Elements, and Group VI element containing compounds; and (ii) Group III element and Group V element containing compounds; an n-type thin film photon absorber layer of a second semiconductor material deposited on said window material layer, said second photon absorber layer substantially comprising a compound from the set of compounds: (i) Class II B element, of the Periodic Table of Elements, and Group VI element containing compounds; and (ii) Group III element and Group V element containing compounds; and a back metal contact affixed to the outer surface of said second layer ; said method being characterised by comprising the steps of: configuring a layer of said first semiconductor material ; upon said first semiconductor material depositing an intermediate thin film layer of a semiconductor photon absorber material comprising a third compound from the set of compounds: (i) Class II B element, of the Periodic Table of Elements, and Group VI element containing compounds; and
<Desc/Clms Page number 66>
(ii) Group III element and Group V element containing compounds; on top of said intermediate layer depositing said second semiconductor material layer ; and affixing said back metal contact to said second layer, wherein the band gap of said semiconductor materials decreases from said window material layer to said outermost second semiconductor material layer.
86. The method according to Claim 85, wherein said method includes depositing at least one of the said layers using electrodeposition.
87. The method according to Claim 85 or Claim 86, wherein said window layer comprises zinc selenide.
88. The method according to any of Claims 85 to 87, wherein said second semiconductor comprises cadmium telluride.
89. The method according to any of Claims 85 to 88, wherein said intermediate layer comprises cadmium selenide.
90. The method according to any of Claims 86 to 88, wherein said cadmium telluride layer is doped with an n-type dopant.
91. The method according to Claim 90, wherein said dopant comprises iodine, bromine or chlorine atoms.
<Desc/Clms Page number 67>
92. The method according to any of Claims 85 to 91, wherein said layers are annealed in air at a temperature of approximately 450 C for 20 minutes.
93. The method according to any of Claims 85 to 92, wherein a further layer is introduced between said second semiconductor material and said metal, said further layer being configured to protect said second semiconductor material from chemically reacting with said metal.
GB0202007A 2002-01-29 2002-01-29 Thin film photovoltaic devices and methods of making the same Expired - Fee Related GB2384621B (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
GB0405710A GB2397945B (en) 2002-01-29 2002-01-29 Thin film photovoltaic devices and methods of making the same
GB0405718A GB2397946B (en) 2002-01-29 2002-01-29 Thin film photovoltaic devices and methods of making the same
GB0202007A GB2384621B (en) 2002-01-29 2002-01-29 Thin film photovoltaic devices and methods of making the same
GB0405707A GB2397944B (en) 2002-01-29 2002-01-29 Thin film photovoltaic devices and methods of making the same
PCT/GB2003/000310 WO2003065463A2 (en) 2002-01-29 2003-01-27 Thin film photovoltaic devices and methods of making the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB0202007A GB2384621B (en) 2002-01-29 2002-01-29 Thin film photovoltaic devices and methods of making the same

Publications (3)

Publication Number Publication Date
GB0202007D0 GB0202007D0 (en) 2002-03-13
GB2384621A true GB2384621A (en) 2003-07-30
GB2384621B GB2384621B (en) 2004-07-07

Family

ID=9929948

Family Applications (4)

Application Number Title Priority Date Filing Date
GB0405718A Expired - Fee Related GB2397946B (en) 2002-01-29 2002-01-29 Thin film photovoltaic devices and methods of making the same
GB0202007A Expired - Fee Related GB2384621B (en) 2002-01-29 2002-01-29 Thin film photovoltaic devices and methods of making the same
GB0405710A Expired - Fee Related GB2397945B (en) 2002-01-29 2002-01-29 Thin film photovoltaic devices and methods of making the same
GB0405707A Expired - Fee Related GB2397944B (en) 2002-01-29 2002-01-29 Thin film photovoltaic devices and methods of making the same

Family Applications Before (1)

Application Number Title Priority Date Filing Date
GB0405718A Expired - Fee Related GB2397946B (en) 2002-01-29 2002-01-29 Thin film photovoltaic devices and methods of making the same

Family Applications After (2)

Application Number Title Priority Date Filing Date
GB0405710A Expired - Fee Related GB2397945B (en) 2002-01-29 2002-01-29 Thin film photovoltaic devices and methods of making the same
GB0405707A Expired - Fee Related GB2397944B (en) 2002-01-29 2002-01-29 Thin film photovoltaic devices and methods of making the same

Country Status (2)

Country Link
GB (4) GB2397946B (en)
WO (1) WO2003065463A2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2451188A (en) * 2007-07-18 2009-01-21 Univ Bolton Photovoltaic cell
CN100466125C (en) * 2005-04-18 2009-03-04 中国科学院长春应用化学研究所 Electric contacting material and fapparatus of containing organic hetero junction
CN102234775A (en) * 2010-04-29 2011-11-09 初星太阳能公司 Cadmium sulfide layers for use in cadmium telluride based thin film photovoltaic devices and methods of their manufacture
CN103077994A (en) * 2013-01-29 2013-05-01 平顶山市蓝峰科技实业有限公司 Polysilicon and cadmium telluride film double-knot solar panel and preparation process
US20130174895A1 (en) * 2009-10-19 2013-07-11 University Of Toledo Back Contact Buffer Layer for Thin-Film Solar Cells
US8697480B1 (en) 2012-11-21 2014-04-15 First Solar, Inc. Method for treating a semiconductor
WO2015066587A1 (en) * 2013-11-04 2015-05-07 Columbus Photovoltaics LLC Photovoltaic cells
EP2879190A1 (en) 2013-11-29 2015-06-03 Rigas Tehniska Universitate A method for formation of a graded band gap p-n homojunction in cadmium telluride

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103283031B (en) * 2010-09-22 2016-08-17 第一太阳能有限公司 Comprise the photovoltaic devices in n-type dopant source
US9231134B2 (en) * 2012-08-31 2016-01-05 First Solar, Inc. Photovoltaic devices
US9548421B2 (en) 2015-04-01 2017-01-17 International Business Machines Corporation Optoelectronic devices with back contact
CN114050192B (en) * 2021-11-22 2023-04-25 乐山职业技术学院 N-type double-sided cadmium telluride solar cell

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4231808A (en) * 1978-09-05 1980-11-04 Fuji Photo Film Co., Ltd. Thin film photovoltaic cell and a method of manufacturing the same
US4388483A (en) * 1981-09-08 1983-06-14 Monosolar, Inc. Thin film heterojunction photovoltaic cells and methods of making the same
US4629820A (en) * 1984-02-03 1986-12-16 Standard Oil Commercial Development Company Thin film heterojunction photovoltaic devices
US4753684A (en) * 1986-10-31 1988-06-28 The Standard Oil Company Photovoltaic heterojunction structures
EP0274890A1 (en) * 1987-01-06 1988-07-20 The Standard Oil Company Stable ohmic contacts to thin films of p-type tellurium-containing II-VI semiconductors
EP0465026A2 (en) * 1990-07-02 1992-01-08 Matsushita Electric Industrial Co., Ltd. Method of manufactoring a photoelectric device made of hydrogenated amorphous silicon

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4035197A (en) * 1976-03-30 1977-07-12 Eastman Kodak Company Barrier type photovoltaic cells with enhanced open-circuit voltage, and process of manufacture
JPH0728682B2 (en) * 1986-12-20 1995-04-05 株式会社林原生物化学研究所 Manufacturing method of noodles and pre-mixed flour for manufacturing noodles

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4231808A (en) * 1978-09-05 1980-11-04 Fuji Photo Film Co., Ltd. Thin film photovoltaic cell and a method of manufacturing the same
US4388483A (en) * 1981-09-08 1983-06-14 Monosolar, Inc. Thin film heterojunction photovoltaic cells and methods of making the same
US4629820A (en) * 1984-02-03 1986-12-16 Standard Oil Commercial Development Company Thin film heterojunction photovoltaic devices
US4753684A (en) * 1986-10-31 1988-06-28 The Standard Oil Company Photovoltaic heterojunction structures
EP0274890A1 (en) * 1987-01-06 1988-07-20 The Standard Oil Company Stable ohmic contacts to thin films of p-type tellurium-containing II-VI semiconductors
EP0465026A2 (en) * 1990-07-02 1992-01-08 Matsushita Electric Industrial Co., Ltd. Method of manufactoring a photoelectric device made of hydrogenated amorphous silicon

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN100466125C (en) * 2005-04-18 2009-03-04 中国科学院长春应用化学研究所 Electric contacting material and fapparatus of containing organic hetero junction
GB2451188A (en) * 2007-07-18 2009-01-21 Univ Bolton Photovoltaic cell
GB2451188B (en) * 2007-07-18 2012-05-16 Univ Bolton Photovoltaic cells
US8829342B2 (en) * 2009-10-19 2014-09-09 The University Of Toledo Back contact buffer layer for thin-film solar cells
US20130174895A1 (en) * 2009-10-19 2013-07-11 University Of Toledo Back Contact Buffer Layer for Thin-Film Solar Cells
CN102234775A (en) * 2010-04-29 2011-11-09 初星太阳能公司 Cadmium sulfide layers for use in cadmium telluride based thin film photovoltaic devices and methods of their manufacture
US8697480B1 (en) 2012-11-21 2014-04-15 First Solar, Inc. Method for treating a semiconductor
CN103077994A (en) * 2013-01-29 2013-05-01 平顶山市蓝峰科技实业有限公司 Polysilicon and cadmium telluride film double-knot solar panel and preparation process
CN103077994B (en) * 2013-01-29 2015-07-01 平顶山市蓝峰科技实业有限公司 Polysilicon and cadmium telluride film double-knot solar panel and preparation process
WO2015066587A1 (en) * 2013-11-04 2015-05-07 Columbus Photovoltaics LLC Photovoltaic cells
KR20160082990A (en) * 2013-11-04 2016-07-11 콜럼버스 포토볼타익스 엘엘씨 photovoltaic cells
JP2016535944A (en) * 2013-11-04 2016-11-17 コロンバス・フォトヴォルテイクス・リミテッド・ライアビリティ・カンパニー Photovoltaic cell
US10355157B2 (en) 2013-11-04 2019-07-16 Columbus Photovoltaics LLC Photovoltaic cells
KR102387737B1 (en) 2013-11-04 2022-04-15 콜럼버스 포토볼타익스 엘엘씨 photovoltaic cells
EP2879190A1 (en) 2013-11-29 2015-06-03 Rigas Tehniska Universitate A method for formation of a graded band gap p-n homojunction in cadmium telluride

Also Published As

Publication number Publication date
GB2384621B (en) 2004-07-07
GB2397945B (en) 2005-05-11
GB2397946B (en) 2004-12-22
GB0405710D0 (en) 2004-04-21
GB2397946A (en) 2004-08-04
WO2003065463A3 (en) 2004-08-05
GB2397944A (en) 2004-08-04
GB2397945A (en) 2004-08-04
GB0405707D0 (en) 2004-04-21
GB0202007D0 (en) 2002-03-13
GB2397944B (en) 2004-12-22
WO2003065463A2 (en) 2003-08-07
GB0405718D0 (en) 2004-04-21

Similar Documents

Publication Publication Date Title
Kaur et al. Strategic review of interface carrier recombination in earth abundant Cu–Zn–Sn–S–Se solar cells: current challenges and future prospects
Dharmadasa et al. New ways of developing glass/conducting glass/CdS/CdTe/metal thin-film solar cells based on a new model
CN107658350B (en) Photovoltaic device and manufacturing method
US8871560B2 (en) Plasma annealing of thin film solar cells
Ben Messaoud et al. Impact of the Cd2+ treatment on the electrical properties of Cu2ZnSnSe4 and Cu (In, Ga) Se2 solar cells
Wilson et al. Amorphous-silicon mis solar cells
Bouchama et al. Effect of wide band-gap TCO properties on the bifacial CZTS thin-films solar cells performances
GB2384621A (en) II-VI and III-V thin film photovoltaic devices
Dharmadasa et al. Effects of multi-defects at metal/semiconductor interfaces on electrical properties and their influence on stability and lifetime of thin film solar cells
US20130029450A1 (en) Method for manufacturing solar cell
Singh et al. Optimization of oxide-semiconductor/base-semiconductor solar cells
Chadel et al. Optimization by simulation of the nature of the buffer, the gap profile of the absorber and the thickness of the various layers in CZTSSe solar cells
US11417785B2 (en) Photovoltaic devices and method of making
EP2413384A2 (en) Photovoltaic device
US20190341506A1 (en) Doping and passivation for high efficiency solar cells
CN103117323A (en) Photoelectric conversion element and solar cell
US20220336687A1 (en) Doping and passivation for high efficiency solar cells
Gezgin et al. The effect of Ag and Au contacts on the efficiency of CZTS/n-Si solar cell: the confirmation of experimental and theoretical results by SCAPS simulation
Sun et al. Numerical investigation of the Cu2O solar cell with double electron transport layers and a hole transport layer
US20150255637A1 (en) Photovoltaic devices incorporating thin chalcogenide film electrically interposed between pnictide-containing absorber layer and emitter layer
Doroody et al. Impact of back surface field (BSF) layers in cadmium telluride (CdTe) solar cells from numerical calculation
Daoudi et al. Investigations on the Optimization of Contacts Barrier Height for the Improved Performance of ZnO/CdS/CZTS Solar Cells
US20200082995A1 (en) Chalcopyrite-perovskite pn-junction thin-film photovoltaic device
EP3903352B1 (en) Photovoltaic devices and methods of forming the same
Gunawan et al. Device Characteristics of Hydrazine‐Processed CZTSSe

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20130129