GB2099264B - Speech synthesis system with parameter look-up table - Google Patents

Speech synthesis system with parameter look-up table

Info

Publication number
GB2099264B
GB2099264B GB8201534A GB8201534A GB2099264B GB 2099264 B GB2099264 B GB 2099264B GB 8201534 A GB8201534 A GB 8201534A GB 8201534 A GB8201534 A GB 8201534A GB 2099264 B GB2099264 B GB 2099264B
Authority
GB
United Kingdom
Prior art keywords
memory
data
speech
speech synthesis
stored
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB8201534A
Other versions
GB2099264A (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US05/901,393 external-priority patent/US4209836A/en
Priority claimed from US05/901,392 external-priority patent/US4304964A/en
Priority claimed from US05/901,394 external-priority patent/US4189779A/en
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Priority to GB8201534A priority Critical patent/GB2099264B/en
Publication of GB2099264A publication Critical patent/GB2099264A/en
Application granted granted Critical
Publication of GB2099264B publication Critical patent/GB2099264B/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G10MUSICAL INSTRUMENTS; ACOUSTICS
    • G10LSPEECH ANALYSIS OR SYNTHESIS; SPEECH RECOGNITION; SPEECH OR VOICE PROCESSING; SPEECH OR AUDIO CODING OR DECODING
    • G10L19/00Speech or audio signals analysis-synthesis techniques for redundancy reduction, e.g. in vocoders; Coding or decoding of speech or audio signals, using source filter models or psychoacoustic analysis
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09BEDUCATIONAL OR DEMONSTRATION APPLIANCES; APPLIANCES FOR TEACHING, OR COMMUNICATING WITH, THE BLIND, DEAF OR MUTE; MODELS; PLANETARIA; GLOBES; MAPS; DIAGRAMS
    • G09B7/00Electrically-operated teaching apparatus or devices working with questions and answers
    • G09B7/02Electrically-operated teaching apparatus or devices working with questions and answers of the type wherein the student is expected to construct an answer to the question which is presented or wherein the machine gives an answer to the question presented by a student
    • G09B7/04Electrically-operated teaching apparatus or devices working with questions and answers of the type wherein the student is expected to construct an answer to the question which is presented or wherein the machine gives an answer to the question presented by a student characterised by modifying the teaching programme in response to a wrong answer, e.g. repeating the question, supplying a further explanation
    • GPHYSICS
    • G10MUSICAL INSTRUMENTS; ACOUSTICS
    • G10LSPEECH ANALYSIS OR SYNTHESIS; SPEECH RECOGNITION; SPEECH OR VOICE PROCESSING; SPEECH OR AUDIO CODING OR DECODING
    • G10L13/00Speech synthesis; Text to speech systems
    • G10L13/02Methods for producing synthetic speech; Speech synthesisers
    • G10L13/04Details of speech synthesis systems, e.g. synthesiser structure or memory management
    • G10L13/047Architecture of speech synthesisers

Abstract

A memory system for speech synthesis employs a set of three memories for specifying the speech data to be applied to a speech synthesis circuit. The speech synthesis circuit is responsive to speech data parameters having a fixed number of bits. The speech data parameters are stored in a first memory 202 at a plurality of selected locations. A second memory 203 contains address data having fewer bits and respectively identifying locations within the first memory where desired speech data parameters are stored. The address data from the second memory is converted into the speech data parameters stored in the first memory as required by the speech synthesis circuit. The address data in the second memory can be formed into data frames having a plurality of data fields, wherein each data field corresponds to one memory location. In a preferred embodiment, these data frames are stored as ordered sets in the second memory with each ordered set of data frames corresponding to a portion of synthesized human speech data parameters are identified for input via register 212 to the speech synthesis circuit by the selection of address data in a third memory (12A, 12B Figure 3 not shown) which corresponds to the desired ordered sets of data frames in the second memory. <IMAGE>
GB8201534A 1978-04-28 1982-01-20 Speech synthesis system with parameter look-up table Expired GB2099264B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB8201534A GB2099264B (en) 1978-04-28 1982-01-20 Speech synthesis system with parameter look-up table

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US90139578A 1978-04-28 1978-04-28
US05/901,393 US4209836A (en) 1977-06-17 1978-04-28 Speech synthesis integrated circuit device
US05/901,392 US4304964A (en) 1978-04-28 1978-04-28 Variable frame length data converter for a speech synthesis circuit
US05/901,394 US4189779A (en) 1978-04-28 1978-04-28 Parameter interpolator for speech synthesis circuit
GB8201534A GB2099264B (en) 1978-04-28 1982-01-20 Speech synthesis system with parameter look-up table

Publications (2)

Publication Number Publication Date
GB2099264A GB2099264A (en) 1982-12-01
GB2099264B true GB2099264B (en) 1983-06-29

Family

ID=27516450

Family Applications (1)

Application Number Title Priority Date Filing Date
GB8201534A Expired GB2099264B (en) 1978-04-28 1982-01-20 Speech synthesis system with parameter look-up table

Country Status (1)

Country Link
GB (1) GB2099264B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110706536A (en) * 2019-10-25 2020-01-17 北京猿力未来科技有限公司 Voice answering method and device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110706536A (en) * 2019-10-25 2020-01-17 北京猿力未来科技有限公司 Voice answering method and device
CN110706536B (en) * 2019-10-25 2021-10-01 北京猿力教育科技有限公司 Voice answering method and device

Also Published As

Publication number Publication date
GB2099264A (en) 1982-12-01

Similar Documents

Publication Publication Date Title
JPS5580164A (en) Main memory constitution control system
JPS5652454A (en) Input/output control method of variable word length memory
JPS5448449A (en) Virtual addressing sustem
GB2099264B (en) Speech synthesis system with parameter look-up table
JPS55105760A (en) Memory control unit
JPS56156978A (en) Memory control system
JPS57173887A (en) Generator for mark
JPS55103646A (en) Data designation system
JPS6453240A (en) Evaluating microprocessor
JPS55123737A (en) Microprogram address control system
JPS55166747A (en) Data processor
JPS55115770A (en) Tone signal production system
JPH0520173A (en) Cache memory circuit
JPS643780A (en) Access system for memory
JPS5687142A (en) Sequence control system for rom address
JPS55140959A (en) Memory control system
JPS5440535A (en) Interface circuit for microcomputer
JPS563486A (en) Magnetic bubble memory control system
JPS6448175A (en) Address control method for picture memory
JPS5652433A (en) Tabulation system
JPS5640905A (en) Sequencer
JPS5641599A (en) Address generation system of pattern generator
JPH0660019A (en) Data storage system
JPS55154645A (en) Test unit
JPS54123841A (en) Semiconductor integrated memory element

Legal Events

Date Code Title Description
PE20 Patent expired after termination of 20 years

Effective date: 19990422