DE2039361A1 - Arrangement for the graphic representation of a value - Google Patents

Description

Dr.-ms '.' Η ******* . ":" .47 «Α * 197Ο

pr.-inff, W. Stockmair

* mam »ti. Uaiimmm. 4 *

P 3403-27

/■'.'■ SHE BÜHEER-RAM0 COBK) BAiEIOIi / Oakbrook North

/ Oak Brook, Illinois 60521 / USA

■ Arrangement for the graphic display of a value

The invention relates to a device for graphically representing a -V / ertes, in particular an arrangement with a cathode ray tube which is able to display a plurality of sequentially in time _t available values *

Display devices, such as cathode ray tubes, are becoming more and more important as output devices for computers in general and special nature. These arrangements allow the user to either use the results of various arithmetic operations or to look at certain information contained in the memory of the Hechner. In their use with a keypad These arrangements allow their user to operate the machine to enter into a dialogue. Although such display devices can be used directly on the computer, they will often arranged and kicking at a distance from the computer in connection with this via telephone or other! lines'

An earlier proposal (ÜSA-Anme! Dung, Serial No. 703052, "Informationsepeicher- and display device ") gives an arrangement of this type with a cathode ray tube. In this one Arrangement is made up of information consisting of letters and numbers

■ - -A -

vui e ' ¹ " ¹¹ μ1 ei" H- ^ > r ε ^ r L'i ^r viitf * "rate station over · * -

met-, ¹¹ ι υ "ί '.'Ii" ^ft -i ^r t - ¹ ^ · »da if retrieval shown wiitf» IJj) I JeT " li' ^m i " v * "aim;"> t ' ell for example the Auf ettlianp Our ^{1 T} -i <ί * i? sa ^ &' ^r " »50 eiaer number previouslygogaugcijfr TraiiLi. [ ^T l ~ ^ iw <■ *. , *. ".. 'uiml' * n. share. Äue this informal. *" ⁿ '"i ¹ ^^ ^ i ^ m ¹ ;.: " j "* hj ^r de'ie tendencies dsr bescjn.de * ci il! , · R \ ',' - ij, ι, Ί, 1 Icönner these tendencies leiiK.Lf ru "'ί« -. _ · * ^Τ ^ '' Ί ¹ · \ · «a ling of the values must be recognized«

J) Io fiti ¹ ' ¹ ^ "-"! ¹ "-1« '" L cathode ray tube will

ijp al " ¹ · v ^r 2 * i 'i | ii -τ- Tj -1 / os Lasters as with the Ferri-

f 11L i ^{ir r} i '"· ·''-.j« requires classification

jeJ " ¹ Ii _w (■> 1 for each individual

i υ Li ^{- % 1%} P * 1 "" i * 1 'x 3rö.ert an arrangement that-

ft ⁿ ,, 1 * 3 'vx-'tiv gi ^l ob3i \ division

Έε would be wiinsec'-cis ^ sri ", ί ' ^: /.ΐ, iiior-fz -'- uig zur- ^ r-aphisch ^ n' rendering add001; .-; d:". S.;:; If: 1 ·?! "^.;'; -. VIb ^ n Satenbiisis works as it!" Öi-iT =: ¹ :? I: "" K3i:?: ^:: * .; ■ ·. α ·: ~ "'τ ^ - \\ ^ \ Ώ'': ^ - \ AniEeld'Uiig delivered is» In ei "; / .; ·" Iv i:; ·: ·'·;;: · ": ; // ;.} ././-. .... i • .. ■ ./■■;/./; ■ ■ .-: ": /: ^ι:, nr -; li-3 value" rush grapbi ^ ch Ί- · '/. / ^·;;: - ■: / ;: "Λ- '; -: -?;: ./: /. : -. ο) .- 3: ι ^ - i ^ jrag.sn and gespsiofcert »Ι'ίβϊίε λ '·" -! *! ·; = ¥ ^: · / ν I ::.; ..-. Ι ., -, - ΐ ^'-: - .. _- / iu ^ :: v;.' ^..: .i yial / Zr ^ abiaziordriung locally ■■ .: "!. κλγϊ · .;.. ϊ: .- ^. j:.: ·. · ΐ;: ·: .ί,: ■:, Ιΐ}.:; ^: -ΐ'3 I '■' ix-aOJi ^/ i \ - '?' ^ DSfii \ 'ύΛ3 a

. schre.'i ^"1 '? .-- ^v-den"; ρ · 3/1;.': - / ■ / ■ "//" ■ "/ th /.-.^"- · ^ ./. , 'An iivi: / like arrangement should * :; _; i "v bty'-ijnr?. '.:. ■:'<" _ ϊ ^ ΙίΜΐΰΐνΐ ^ ΐ ¹ ^ -..- ^ v: / -, iiiibQ./χΐ for characters kompati'b ?! hot s: fl /; :: l ;: from left? / ■? / ;, di //:■.!■-/. 71: - 'L ^ all', "fön graphis-chen Darst-si / ujiif sn * ·: .. ο k ^ .-:, 0.::/ ^.;: ■.." ■ οχ :. .7-, ΐΐΓ'3 Li: -i / -i _; -, different types -νοΏ BiiiK'iTid:!.:,.? -.-- ^? · ..- .: - ^ :: - :: * l "/ .'- Isbigr Kx-i ^. ^ iati ^ iien same BiSgXi £> ■ £;.?.... ϋα-1 ₃ Because - 'li · - ^^ / riv ^ lj ^^^ lisfci · :: f ^ ssoügt is, can

a «l!: i! iisr» el .faifsuJiri ^ f.: ';,; / · Χ: .ί. ^: .-3Γ:? / -. Ί ;. ^: ·, / Ί: - a ^: i "·> -ί:. ^ 1- / SnkiiH and only this au.« One? ΚΑΪ.:?:; * 1ί -;,:, Pusllvi: ·: ./ '■;.li:;. Isr -:;: fvi; ^r :, ea.-

A problem which occurs in an arrangement of the above Type lies j consists in choosing a certain scale factor. When the scale is too fine and the limits are relatively large occur, some values will fall out of the representation, whereby an exact picture of the event is not obtained can be. However, if the scale is too coarse and the fluctuations are not too great, a similar can be made In the same way, small differences between successive values cannot be easily distinguished. It is therefore desirable to design the arrangement with an adjustable scale, which can preferably be actuated automatically, and the arrangement at any time on the finest, with the fluctuations of the received Sets a data compatible standard.

An important object of the invention is to provide an arrangement for the graphic display of at least one stored value but especially for the graphic representation of several values received one after the other, namely * Stock market information so that the user can identify Developmental parting is facilitated. Only the values to be reproduced or their representations are required and transmitted and stored, · while the graphic representation is to be generated on site. Everyone individual users should include those details of the information which he wishes to reproduce can select.

An arrangement of the type mentioned is like this according to the invention designed that a memory is provided for the value to be displayed, that another memory for one under the The reference value to be represented is provided that the reference value can be increased step by step, that a comparator is provided with which the value to be displayed can be compared with the step-by-step increased reference value, and that if they match of the two values in the Tergleieher a predetermined change in the display device for display of the value can be triggered.

10 980 97

IU3B3B1

Such a display device allows the reproduction scale at every moment aiii "an optimal value for set the range of data to be displayed. It works with the same database * that is used for the display is used by characters of the same data and which are essentially with such arrangements for reproducing alphanumeric Character is compatible.

In an arrangement with a cathode-ray tube whose Easter is generated with a plurality of parallel, Tertikaien lines of a write beam, the predetermined change in the current increasing the intensity may be made of the write beam, to produce a dot on the screen · If W is a bar graph is desired , the beam can be intensified starting on the horizontal axis on each line, whereby a successful comparison ends the intensification * Further possible embodiments are explained in the following description «

Further features of the invention emerge from the subclaims and from the following description of exemplary embodiments with reference to the drawing. Show it:

KLg, 1 shows a representation of a playback device according to the invention,

Pig. 2 shows a first modification of an exemplary embodiment according to the invention,

3 shows a representation of part of the display device for a second modification according to FIG the invention,

10 3 8 0 9/1802

.! Pig, 41 ■ schema tables block diagrams of a switch ^s circle of a preferred embodiment

according to the invention, which as in JFigV 4 A ■■ '-shown-are connectable.

Pig. 5 a "schematic block diagram of an additional" ... borrowed, for a. first modified ■■ example according to the invention "required circuit and V -

Pig ... 6. . a schematic block diagram of a. Addition = borrowed, for a second embodiment

circuit required according to the invention »

Allfi: emeine _i -description._eJ ^ es _i Jbe ^ vOr ^ ugtg ^^

Ed. 1 shows the front of a 'cathode ray tube 10 *' Bureli Draw several parallel 'verticals. Lines on the screen and in places reinforcement of the playback beam the information is displayed at certain points along the lines. The arrangement shown is. able to do twelve --Series' of characters (numbers and 'letters)' to represent »The Legs are designated with V1-V12, those with 24 · designationeii H1 ~ H24- are labeled for each height. Kir 3 gives each sign there are six lines labeled L1-L6 for each There are six index points or bit positions starting with B1-B8 are designated »

The in Eig. 1 shown display gives the representation of the price for consecutive transactions to one Share. This is the graphic equivalent of half the stock

109809/1803

! list -äa: r ^ -i'v. 'IIU :: _^£.:::

message r:; = <: - ^ igi; is.

given share az-c-ii rizontale .axis? or? vertical r.chr.e-. Sii given :: ": -Vir.tie sn ■ and H> vcrgs3 ^ non_ ι are seen- I ¹ ie d

ste2lender:
finds; si oh
he τ * r? « ^R ; a; ar: - / ■; - r>*; ^r H2 ^, 1.6 l: -.- r ;: e ϊ 11 © r "bv; s ΐ i '' λ stHtt.! * iTiCiSt-;

ge: says, y ^ · ..

Stel ".U : + zSh
del. ' Line Hl notes j daii - ■ one: g ^ 'l: l .-.: .. l

cd τι Σ

7> of the already mentioned U3A-? An ~ representation are four characters, .ne alphabetical display of the rre-: g of the line V ^; -i- ₅ BI is a ho-. sntlang line H6, LI one ■ he display of the ßchlußbörce .gsnen act ag is at 78, H4 ^ 'u ^ v12, E4 - H5 Kaßstabswerte forward is sshen ZXI;. This can Maßdaß sis kit of Rsibs of dcrsu- / ion the E6-, 12 loading

se of the share on the previous

c? "i". s' "- j [

one: ltü
stable

~ -b: i £ folf'inde line ^ iage through einairrsn ϊMnlct 14 den. lireis is £ r.al ¥ snn a new transaction

Tra.nsaktion bsi E24, L6 an-

: _s except ven EcnJ.uüborse around one; n. _; - -'Dsr ν / ΐ-rt; isr · f-uletst on. is; / enior-3n.> Ξ3 be ~ ■■ .nter-suhisd · - :; » the Pig ;. I and ι- cathode ray tube only i ^ .u L "! In the figure, the add-d ^ r line 3-iii point, whereby line ΐ-ζ · .ΐ dsra screen

In all ~ smsin ^ i "l · 7 / ir :: Sclil'aßbörss that it re-sultier-i ·." ·. · ...

Value below 11ίη: ΐleInI-setting values; r: -: equal register "Ib-M on the same side

" ¹ 13d-5rp's.'b-3 after" Ii ^, 1 thereby erseuret, -1-; η üibrp-f? ^ "srringert" -: iirä ₀ so that the; - '; Ι-ιΙτ-ϊιίγΓ :: - as there ;? minimal to be represented = V -:.; "-i; s ifeBstabsfiiktora ist- = The to ■ '-.-. :: ■ α aii:?
, in - sob'id clis redutiarts final exchange

^ ilsa Isrgleichsre ^ ister is surpassed. The reduced sleep effect then, in the event reduced, the
with the- synchronous with the rl "; ¥ 3güng des Sohreibst -.- ^ ahies on a line used scale komr-atibsl are, If the set,

109809 / 03/18

BATH ORIGINAL

or the number in the two comparison lists is the same, the beam is momentarily intensified, leading to a point. the line .leads. If a 1 point appears in V 3 or V 12 the scale factor is increased.

Detailed description of a preferred embodiment A usführunns

If the ·: Figures 4 A -4 E, as shown in Figure 4 A, are put together they form a block diagram of circuitry for generating a representation of the type as he was explained in FIG. From Figure '4 D it can be seen that the arrangement contains a clock circuit 18. One input to this circuit is a bit clock line 20. This line is with a bit clock counter 22 and an 8: 1 divider circuit 24 tied together. The bit clock on line.20 appears synchronous with scanning the beam of the cathode ray tube after each Bit position (or index.) (See Figure 1). The control for the synchronous Run is described below. The bit counter 22 indicates a particular bit of a line to which the beam is adjacent at any instant. If there is 8 bits for each V-location there, the output line 26 of part 24 is the V-clock line. The line 26 is an input line to a V-cycle counter 28 and a 12: 1 divider circuit 30 is performed. The V-cycle counter 28 produces an indication of the V position of the write beam on each line. Since there are 12V plies on each line, the output line 32 of the 12; 1 circuit 30 is the line or line clock. This line is a step input to the line clock counter 34 and connected as an input to the 6: 1 divider circuit 36. Since there are six lines for each H or character bubble, that is Output line 38 of the 6: 1 divider circuit 36 is the H clock line. This line is a step input to the H-Taktzchler 40 connected. The clock counter 40 is constantly the Η position of the Writing beam on. To simplify the drawing, no attempt was made to identify the various clock outputs described above with the points of the circuit of Figures 4 A-4 E, as in the application ^ to connect. Instead, it appears at every-. the line the associated reference number for the clock or the

109809/1803

ZP33361

Clocks that get to discern point in the tnr application circuit.

As in the circuit of the above-mentioned USA application, the share code and the information about the price are fed to a circuit via a line 42 (FIG. 4 A). This line can be connected, for example, to a stock exchange printer, which is fed with the various stock information, or it can be a special line that contains certain information about transactions, for example the closing quotation "sales," highest and lowest " Notation, or the like. In order to simplify the present description, it is assumed that the line 42 ^ taken place, only the identifier of a stock on a transaction _s followed by a ^ transaction price, performs "The manner ^ in which the desired information is obtained with a more sophisticated line, is described, for example, in the aforementioned USA application.

The identifier for the share about which information is presented is stored in an identifier register 44. This Register can for example by a keypad 138 in known Way to be loaded. The data on the line 42 is also fed to the identifier register 46. The content of the Registers 44 and 46 are compared in a comparator 48. If a complete share ID is in register 46, a signal appears on a control line 50. That The signal on the control line 50 can, for example, be a line clock signal be. V.'enn in the same 48 at the time when a signal appears on the line 5 °, a match is detected, a signal appears on a line 52, whereby a gate 54 is controlled to display the following information via the! reis on the line 42 via a line 56 to be fed into a data register 58 for storage. If the Data have passed, the signal on line 52 is terminated *

The arrangement also contains a memory 60 (FIG. 4 C) which for example, be a rotating magnetic drum

1C3 3GS / 1S03

,can. The following., On. -The -Si Id screen 10 of the, cathode ray-. tubes-.P.re'ise _{v to be} displayed are stored on a 'separate track' of memory 60. This track contains a "write" mark indicating the memory position in which the next value is to be written. indicates-. Every time the memory is written to, this brand becomes the same. next storage position advanced. This-advancing 'the ■'"■

■ The mark is made in the usual 'V / eise.' And is not the subject of the Present Invention * The memory 60 rotates with a such a speed that the information read out from its track runs synchronously with the writing of the data on the screen 10. The clocks from the clock circuit 18 are used both for the storage tank and for the V / i ed would result in arrangement * The bit clock on line 20 can therefore be derived from the clock track / the Magnetic storage drum can be removed »

Whenever a write mark is detected on the track of the memory '60,' which 'leads to a signal on the mark line 62, the' V-pulse counter 28 generates an output signal., On a line V 12, V 1, V 2 or V 3, and an UNB gate 64 (FIG. 4 A) is fully activated in order to emit an output signal on the line 66. This signal controls a G-afer 68 to the fullest extent to which any information in the data register 58 has a. Line 70 feed, whereby a 'gate 68, a line 72, a CDLR gate 74 and a' write line 76 'is fed into the memory' 60. In this way, new information is recorded in the memory. The Speieher also has a separate clock track 8ö _? with one cycle per revolution. If the ■■ arrangement''in. Is put into operation, he sees int a signal on a line 82. This signal, together with the L .6 and H24 »clock signals, controls a UITD gate 84 (FIG. 4 A) to give an output signal on a line 86 which writes the one clock bit per revolution in the last line position via an OESR gate 88 and a write line 90. At the end of each drum revolution, the bit is read out and fed to the clock counters of the clock circuit 18 for resynchronization via a line 91.

When new information is read into memory 60,

t ^:. '■■ -. ■ "'', - ■■■■■ -. ■

BADORiGINAL 1 f) 0 ft rt 0 · ■ / 1 Ö Λ η "~

a sigm-l τΐλ ύί '

ill: -: t, i.: M? i «cowardly? orEi? ( ^: ; ion in dsn ί line -92 sl- ^ iiei? -; L 5 ν in KJiTS-C-aifer j4 (Tl on 6 '! ⁵ JIrI? I.:^iVUllfc 9ΐ SVt

in

»Jrj.

SpeiH-slsituEg'92 sege / ben-, Dieeec signal can iliiseaagssigiii.! his flip-plop ssin ₅ which ■ chai '^ snstaii ^ transferred ¥ irö. _t if nsue In- ■ eicl -.- y ;? eing-vl ^ f / en will «. This signal on the .s ^ jJt den i & irtsignalea II 24- and / - · λ11 aiis j to an output signal · ii _:. VJoICu-as serves ^ a query-3 ::. Switching status, the; Schaltzu - "__."] 1 -:; .. if ds; ^: * ONE-.output β line; ; · -.: .. t <yl; -. $ H \ input of the USI) "Ga ^- tfer ■ '.; R :: £ -.hΙ,? ·",;R': ..: Zeitint ^ rvalls L6,. i; r:? '3ägft.? tiusrt _f around an exit ^- 2i; -i _{:; narrow:} v. ^; 3lcbea AASU used, the Z ^- ^ j ';: ■:; ^t: i ^- · :;. see on track 80 -:.: ... "3 i -: .. S32'i bit and then

. ■: -3 .. ·: -: 7Π: -: Λΐ -: ''ίΐ1ΐ; Ϊ3ΓοΙ1, b37'0r S3 ge « -, .. ^ - ^ r:; ^ the Tpomffiel 60 ar bsi-

^- - ".:." ■.: - · .- ·; - ^- ■■ -,: -. .-.-- increases ₅ by sin

- £ - .., ^- l: ^ _.:: v. - --'- "ι, vjeicücs about ODER--.:.- ..": ζ - ( '- / VT ^- ^.. hUIIgS-TaICt-BiC to the '.-. "-.: -.- ,.: ■" · - ■ _ \, 1ο'Ά querying the

,, L i> a: .-

..rigid; ■■ ": rtvufh

100 ua L Abχιagc- »· ϊ 1 (32 nil ·:. '10ΐ ?? Γ>·' \: H24 w-iT · '! ΪΛϊι nivP-β i ga e 1 en Γ ·«.: Lner once per ■ "■ - ■" lir-tlr Ii; SG-: ¹ : ·? ■:.;., Si !; _{R; -: "r -'r}

1 ö sc bt 'ίί: L r · .1., ¥ äli: -: - test c «rilii; i." .: ilei ^: vtiing iii- £. ■ ·: r- Li- .. ·: .Λ ',

HS _t ! ■ '" -in.ri ■;,?.:; -

garigi-iS "* 2» ΐϊ '-. ΐ; .aif ü getter -3- ^ ■■ ;; ■. ■ /. - ^. ϊ

f-ül: a? ^{! i} n, λ - i,.: ■ ·. sis.; : _-c: ·;; .r ^ν ί;. ; V, -. ■ .-. · .. 3o- _; : ": ^ Ϊ́ ^ becomes a selesan,

An ο - ,,. Ι, ϋ.Γ-Λΐ:. ■;: ■ .r -.- ..: -; - ^ M-Ue ':. stock exchange i'Ur ά - ;, ι.ι ■ ΐ-ίΚνΙ-νν'ί, οΖ. ti en, ν /: ;; ηη 1-1.JSe K3 "ili: i." becomes, erac'h '-; i: it S'-;;: ^ i si. Baciurch w: ir: i: b ^; .s 3u-iLs; .- börsö öbei ¹ the Le5J; yii2 _i " and a line 1ί8 γ.: ι stock market signal on tier Li: AND gate 122 zug-iführ- · ': · H6 becomes the AND gate i : signal on a line and a line 123 ge.

!., evöuiig -Ί-2 .- ;. ie final

- dis different ac-

Racister JS fed

c 11C,

;; controls _} at the end -'- i ·, sin OB £ R-gate-116

-.-. lead * Eas 3cbluß-

as an entrance one! : \ ¥ 12, L2. _ä E4, H5 and O ^ t ₁ üsn to control an output n3s via an OCEÜ-Gaiter gate 1 $ G.

10

/1

BATH ORIGINAL

M. ZWiMl

Characterized the content of the Regis ^ rS is a circuit 134- "the .0DER-Cstier 74 and the line 76 eingesehrieben 120 via a line 132, the gate 130» i ⁿ -the memory 60th In this way the final exchange shown in FIG. 1 is obtained. It should be noted that the final purse is written into the memory twice. It is inscribed at H4 and H5 to provide a numeric representation; of the closing exchange and at H6 to generate a point 12 for the closing exchange.

Since closing exchanges appear on line 42 only once a day, it can be seen that the stocks that are graphed 'should j with the illustrated embodiment in the course.-a' Day cannot be changed. The aforementioned USA application . However, shows how several closing purses on the drum 60 for can be saved for later use. It would also be an arrangement possible in which the final exchange for a certain Share might appear on line 4-2 in response to an input command «.

The crucial input for the memory 60 is obtained from the Keypad 138 (Figure 4B). This keypad is used to the identifier for the share, whose prices are to be displayed graphically are to display, and it can in addition to loading the memory can be used to load the identifier register 44. Since each Characters generated by the keypad 138 appear on the Lines 140 encoded signals transmitted through OR gate 116 and line 118 can be fed to register 120 for storage. When a key on the keypad 138 is pressed) appears a keypad line 142 a signal. This signal can be achieved, for example, by subjecting the outputs of lines 140 to an OR function. This signal on line 142 is provided as an input to AND gate 144. The other inputs to AND gate 144 are clock lines V12, L2 and HIO-I3. The signal on the output line 146 of the AND gate 144 is used via the OR gate 126 and the line 128 to control the gate I30 in order to identify the shares JIn de »Register 120 via line 134 for storage to lead in memory 60. From Figure 1 it can be seen that the

y ■ // ■ ■■■, - -11 - ■ '., ■■ - ■ · ■ .- ■■

109800/180 3> '■■

Places where the identifiers are stored are the same as those where they are displayed. The manner in which these "stored characters are used is described below. Before describing the manner in which the dots 12 and 14 are generated ₃ , an additional storage operation will be described. As has already been stated." stored in the memory 60 information for a position shifted to the left by ¹ abgefragt'wird which for synchronizing the clock 18. used Rotation clock bit on the track 80 ·. While it is o ^ ⁰⁰ * ¹ desired, the information to move on the value in the memory 60, it is neither necessary information _f on the sign of the stock identifier and the off time to move once the funct 12th to prevent this from happening, these characters are first about a line location during the Store around after writing the revolution bit shifted to the right «It should be remembered that during this cycle the clock is still working under the control of the previous cycle mark.

During the time L2, -E4, H5 and E6 of the memory run, the AND gate I50 is fully activated _{} in} order to emit an output signal on the line 152, which activates the gate 154. As a result, the closing exchange read out from the memory 60 can then pass through the line 156, the activated gate 154 and the line I58 to the register 120. At this point in time the interrogation flip-flop 98 (FIG. 4A) is still in its second switching state, whereby a signal appears on the interrogation line 100 and the AND gate 160 (FIG. 4B) serves as an input. The other Iings of this AND gate are clock lines V12, L3 and E4, II5 and H6. Therefore, the AND gate 160 is gracefully activated one line time after a sign of the closing exchange has been fed into the register 120 in order to give an output signal on the line 162 which, via the ODLR gate 126 and the line 128, controls the gate I30 to generate the Then store characters in register 120 in memory 60. In this way, the desired shift to the right of the closing exchange together with the closing exchange point 12 by one line is achieved. Writing the closing market value in H6, L3 causes the old, previously displayed

- 12 -

109809/1803

BADORJGiNAl.

and .at this point -stored value is gftläsc'ht. In the same way, during L2, H10-H15, the ÜKD gate 150 is activated by the identifier, which is then read from the memory 60 via the gate 154, and then closed in the register 120. ' epeichem are to let pass. The signal on line 100 is also fed to a control input of AND gate 164 *. A line time after each of the identification mark in the REGI "■ art, is ^ stored 120, the uild gate 164 fully closed state _V to produce an output signal on the line 166 to make, which is supplied via the OR gate 126 to the gate 1JO The gate I30 is activated »in order to let this character pass back into the memory.

During the ^ time H4 and H5 of each revolution of the memory 60 the final exchange stored in the memory about the spouse 15 ^ in register 120 is displayed. At the moment VIO of * H4 · and -H5 becomes the AND gate I70 (Figure 4 B) is fully controlled to give an output signal on the line 172, which is used to the Gate 174 · to control the. Final exchange in register 120 over line 176, gate 174, and line 178 for storage forward to register 180. During the time V11 and V12 / of H5, L2 becomes the closing exchange in register 180 under the control of the signals on line 182 from the reset control circuit 184 counted back. In addition to the specified measures, which indicate when the countdown should take place is the Reset control circuit 184 on the input side also to the clock line 20, which forms the clock input for the countdown, and the range control lines 192, 194 and 196 connected.

It has already been stated that the scale factor used dtr representation is automatically controlled in such a way that it is the first scale which is in the correct relation to the range of the received data. For the exemplary embodiment shown in FIGS. 4 A-4 E, there are three different areas, +2, + 4. ■■■. or Hh 8 possible. The ± 4 - field line 194 is the EIKS-starting of ± 4-F2 ¥ flops 198 (Figure 4 e). The +8 range line 196 is the ONE output line of the '.- + & flip-flop 200. The

■ - - 13 -

109809/1803

2039311

ZERO removal instructions 202 and J2O4 of flip-flop 198 and 200, respectively are connected to the inputs of the AND gate 206. So if the circuit is neither in + 4 - nor in +. 8 - area located the UKD gate 206 is fully activated in order to output signal to the + 2 - area line 192. The administration 82 is via an OR gate 208 and a line 210 to the ZERO input terminal of plip-flop 198 and through an OR gate 212 and a line 214 to the ZERO input terminal of the flip-flop 200 connected. Therefore, the circuit is initially switched with a signal on line 192 so that it is in the Hh 2 range is working. The way in which the circuit is switched to present information in different areas is described below.

ti-

In this way, the range inputs 192-196 determine how far the trading exchange in register 180 for each received clock bit is counted down. As already mentioned, the entire amount is sufficient) by which the register is repaid, the price below the horizontal. Bring axis. For example, the price can go so far to be repaid that he will be paid back to the amount determined by the funct Y3i B1 is shown for the selected area comes.

At V1 of each line, the final price counted down in register 180 (FIG. 4C) is fed to a first comparison register 22.2 via gates 200 which have been controlled. During V3-V12 of each line, the reduced closing exchange in this register is counted up under the control of signals on an output line 224 of an up-counter control circuit 226. For each bit clock on the line 20 'there is again a counting according to vQrne by the amount by which the count content in register 222 was counted up for each "fect" diF area signals on lines 192-196. At each instant, the amount by which the counted content in register 222 is counted up for each bit clock is equal to the price 2uwach3, which is represented by each bit. So with a range of £ 2, counting forward will take place by sixteenths: With. With a range of ± 4, the counting forward will take place by eighths and with a range of £ 8 by quarters.

- 14 -

•. ORIGINAL INSPECTED '

. 100809/1803

^τ -

, Every time <? The cycle is detected on lane 80, . the GRF flip-flop 230 (Fig. 4G) is transferred to its first switching state, the KÜ3X Sohaltstatus. In the following Time segment H6 this flip-flop is in its second switching state, the EIKS switching status transferred. The resultant GEPr, signal on the EIlIS output line 232 of this flip-flop a UKD gateber s 234 is sent to an input. To each the following time VI and V2 the AND gate 234 is fully activated, whereby it emits an output signal on a line 236, which is fed to a gate 238 to control it. This puts the output signal of the memory 60 on the line 156 via line 240 for storage in a second comparator register 242 supplied. It should be remembered that the closing exchange "even with H4 and H5 as. also stored at E6, L2 will. The first value read into register 242 is therefore the closing exchange. This purse is compared with the incremented values in register 222 in a comparator circuit 244. If the If the contents of the registers 222 and 242 are the same, the circuit 244 generates a signal which is an 1-point signal on a line 246 is given. The point signal is sent via an OR gate 248 (Fig. 4 L) and a line 250 of the display device 10 ″ fed where it's the on the screen of the cathode ray tube point 12 to be recorded is generated. The V. 'playback arrangement 10' contains the cathode ray tube 10 and is connected to the control circuit in connection.

The closing exchange of the line H6 *, · L2 follows during the time for the next line the first price to be represented by a point 14. While the GRF flip-flop 230 (Fig. 4C) to the end. while the drum rotation remains in its INPUT state is the time V1 and V2 of this following line, gate 238 is activated, to let the frees pass into register 242. During the time VI, the gate 220 is turned on to the The final exchange counted down in register 180 in register 222 to leave * Starting at time V3, this purse is counted up again and in the comparator circuit 244 with the

109809/1803

now compared to the purse stored in register 242. if the comparator circuit 244 a correspondence of these contents detects, a radio signal appears again on the Line 246, which is expressed in the representation of a function 14 on the screen of the cathode ray tube 10. While every following line a new value is transferred to register 242, the counted-down closing exchange is transferred to the register 222 and the content of the register 222 is predetermined in stages When the amount in register 222 has increased to a value equal to that stored in register 242 Value, a radio signal appears on the line 246, which is expressed in a desired point 14 on the screen of the cathode ray tube. In this way, the in Figure 1 achieved representation shown.

It should be noted that, in addition to line 246, the output line 254 of an axis generator o 2 ^ 6 (FIG. 4 D) and the output line 258 of a character generator 260 serve as inputs to the OR gate 248. Your axis generator 2 ^ 6 is an input with the clock signals for the selected axes. For example, for the axis shown in FIG. 1, the inputs for generator 256 are V4, BI and H6, L1. The character generator 260 is a circuit which converts coded characters into equivalent video-coded characters in a transmission or storage code, for example ASCII code. An input for the character generator 260 is the output line 262 of a Spesial character generator 264. The generator 264 may, for example, be used to generate the ± n 1 I'aPstabsbezug shown FIG. The range lines 192-196 are fed to this generator in order to obtain your own barrel reference. In addition, clocks can be fed to this generator as inputs, which ensure that the area characters are displayed in their own places.

The other input to character generator 260 is through the output line 266 of a gate 268 (Fipir 4 C) is shown. The information input for gate 268 is the output line

- 16 -

BADORIQJNAL

109809/1803

of register 120 (Fig. 4B). It should be remembered that the gate controls 154 narrower by the outputs of the AND gate 150 * to save both the final exchange and stock identification during its own cycle times in the registers 120th Gate 268 is activated by a signal on output line 270. an OR gate 272 is driven. The inputs of the OR gate 272 are the output line 274 of an AND gate 27.6 and the output line 278 of an AND gate 280. The inputs of the AND gate 276 are V8 and H4-H5. From Fig. 1 it can be seen that these are the coordinates in which the closing exchange is displayed . In the same way, the inputs of the AND gate 280 V12, HIO-H13. It can also be seen from FIG. 1 that these are the places where the stock identification symbols are displayed. At certain times in the display cycle, the closing stock exchange symbols and the stock identification symbols are fed to the symbol generator 260. This creates the representation of these characters on the screen of the cathode ray tube.

As already stated, the range flip-flops 198 (FIG. 4E) and 200 originally assume their first switching state, as a result of which an output signal is produced on the + 2 range line 192. If a point is found outside this area, for example in'.VJ 'or V12, the area is too fine and must be enlarged. This is achieved in that the position output signal on line 246. AND gate 284 is supplied to one whose other input is connected to the output line 286 of OR gate 288th The inputs to OR gate 286 are clock lines V3 and V12. In this way, AND gate 284 is fully driven when a point appears on either V3 or V12. The output line 290 of the AND gate 284 is connected to the ONE input of a flip-flop 292. The EIKS output line 294 of the flip-flop 292 is connected to one input each of an AND gate 296 or 298. The clock line. H1 represents a second input for each of these AND gates . The last input of AND gate 296 is the +2 line 192 and the last input of AND gate 298 is the +4th line 194.

- 17 - /
10S809 / 1Ö0 3

At

according to the AND gate 296 at the first H1 time after the flip-flop 292 has been transferred to its second switching state f fully controlled _} when the circuit is operating in the +2 range. The signal on the output line 300 of the AND-G r.tfcrs · 296 is passed via an OR-G c.tier 302 and a line 304 · to the flip-flop 198 in order to switch it to its second switching state, the ONE switching state, convict. The range is expanded in this way from _ + 2 to ± 4. When the circuit is in + _ 4. is located ^ is in the same way at the first egg time ^ after the flip-flop 292 has been transferred to its second switching state, the EIKS switching state, the AND gate 298 fully controlled to give an output signal on the line 306, which is fed to the flip-flop 200 in order to transfer it to its current switching state, the EHIS switching state. The scope is expanded in this way from + _ 4 to + _ 8.

If the price stabilizes again after a period in which it has fluctuated within wide limits, it is also desirable to be able to reduce the range. For example, if no point is found to be in V4, V5, V11 or V12, then the area can be surely reduced without losing any point. This reduction in size is achieved in that the point line 246 is connected to one input each of the AND gates 310 and 312, respectively. A second input of each of these UKD gates is connected to the output line 314 of the OR gate 316. The inputs to OR gate 316 are clock lines V4, V5, V11 and V12. The last input of the AND gate 310 is with. the +; 4 - Area line 194 and the last input of AND gate 312 connected to ± 8 area line 196. In this way, the AND gate 310 is fully activated when the circuit is in the i 4 range and a point is detected in V4, V ^, V11 or V12. In the same way, the AND gate 312 is fully activated when the circuit is in the + _ 8 - range and a point is detected at one of the four named locations. No change of range is required under these circumstances. There are therefore the output lines 318 and 320 of the AND gates 310 and 312 via an OR gate 322 and a line

- 18 -

109809/1003

.2039381

device 324 is connected to a flip-flop 326 in order to transfer it to its »wide switching state, the ONE switching state. The flip-flop 326 is transferred to its first switching state \ the ZERO switching state by a clock pulse H2. The ZERO output line 328 of the flip-flop 326 is connected to one input each of the AND gates 330 and 332, respectively. The second input of this AND gate is to the clock line; H1 connected. The last input of AND gate 330 is connected to the _ + 8 area line 196, while the last input of AND gate 332 is connected to the +4 area line 194. As a result, the UKD gate 330 is fully activated at point H1 when the circuit is in the ± 8 range and a point is detected at one of the four named V-points. The output line 334 of the AND gate 330 is connected via the OR gate 212 to the flip-flop 200 in order to transfer it to its first switching state, the ZERO switching state, and via the OR gate 302 to the flip-flop 198, to transfer this to the second switching state, the ONE switching state. The range is reduced to this', 'either from' + 8 to + _ 4. In the same way, the UITE gate 332 is fully activated at the point in time H1 when the circuit is in the +4 range and a point is not inserted at one of the four named positions. The output line 336 of the AND gate 332 is connected to the flip-flop 198 via an ODSR gate 208 in order to transfer it to its first switching state, the ITULL switching state. As a result, the circuit goes back to its ^ f 2 area .

An arrangement for a numerical and graphic representation of successive, interconnected values has been described above. This circuit is able to _} record a single point for each value; and move the display to include new information. Finally, the circuit is set to j in a position ^ the measurement range of representation, both up and down to assume the optimal Pereich for any groups of displayed V.'erten.

- 19 -

10980971603-

Spelling it on e brush modified Ausfubrur.r ^ s-

for example

As has already been stated, the arrangement according to FIG. 1 contains only half of the information that is contained in the arrangement shown in FIG. FIG. 2 shows a format which is adapted to the need to display both the rice for each transaction and the turnover. In this arrangement, the dots 12 and 14 appear as in the exemplary embodiment shown in FIG. In addition, however, each line has a bar 350, the height of which indicates the sales of the transaction. The illustration according to FIG. 2 also contains the axis, the identifier, the closing exchange and the area for the exchange shown in FIG. In addition, the Aus | management example according to Figure 2 a Heßbereich for the-Kenge. Although the chewing range can be changed both up and down by noting the height of the bar in the same way as the measuring range for the purse, specific circuitry for performing this function is not shown. With regard to Figure 2, it should be noted that at points 352 _; at which point 14 divides bar 350, a white spot appears. This is the method which was selected in this exemplary embodiment according to the invention for displaying the simultaneous occurrence of a point and a line at the same BIT position. Other gowns, such as a brightly lit point or a horizontal bar, can also be used.

The points 14 in FIG. 2 are generated in a manner substantially identical to that used to generate the points shown in FIG. The only difference is the basement drawing of a point ₃ when it meets a bar 350. The generation of the bars is made somewhat difficult by the fact that the set assumed uieiee is obtained cumulatively. Each time a new cumulative identifier is received, it is stored in a first comparison register and the previously stored cumulative TCenge is transferred to a second comparison register.

- 20 -

109809/1603

The content of the second comparison recorder then becomes synchronous with the drawing η 'of the bar 553 on the screen of the cathode ray tube 10 enlarged. If there is a match between. the stored codes in the two comparison registers is determined, the intensification of the write beam is ended.

Detailed description of the first described exemplary embodiment

In the same way as the purse for each stock transaction is recorded in a track of a memory 60, the quantity can also be recorded. Each Kengensahl can appear at the appropriate clock point on an adjacent track to that of the purse for the given transaction. _S As already pointed out "at H6, L1 the GRF-flip-flop 230 (Figure 4 G) converted into its second switching state, the EIITS-Echaltzustand, whereby an output signal will appear on the GRF-line 232nd at each time point VI and V2 thereafter an AND gate 356 (FIG. 5) is fully activated in order to give an output signal on a line 358 which is fed to the gate 360 for control purposes is fed to gate 360 for control and passes through a line 364 to be stored in a tag register 366. It has already been stated that this is a cumulative amount for all transactions, including that for the given TacjangezeiQtefV is introduced, the quantity previously stored in this register is shifted to the cumulative quantity register 370 via a line 368.

During the following time V4 - V9 - the counter content is stored in the register 370 under the control of the signals on line 372 of FIG a counter control circuit 374- enlarged. The circuit 374 fades in the BIT clocks on line 20 for increasing the counter content in counter 370 during the side point V4-V9. It it should be noted that there is no control in this control circuit the amount is provided by which the counter is to be increased.

- '-' / '■''■■■■' / -21 -

However, such a circuit could optionally be provided and in the same way as in Figures 4A to 4E.

The counter contents in registers 366 and J> yO are updated by Comparison circuit 376 compared. If this counter contents are equal, the comparison circuit 3-6 generates an output signal on line 378 j which via an ODEfi gate 380 and a line 382 is supplied to a flip-flop 384 in order to this in its first switching state, the ZERO switching state, convict. As can be seen from the following, this - interrupted by writing a bar 350.

The flip-flop 384 is in its: second switching state, the EIHd switching state, by a signal on the output line 386 of the MD gate 3 ^ 0 transferred. The inputs of the AND gate 388 are connected to the GRF line 382, an H-Achsgntaktleitung and a

Ar

Ausgniip-.Lr ι Ui - "Ί ^Γ> « ι 1η.τ · -Γ · => s ^ Vir ¹¹ Mm ¹ ^ n. Because the flip-flop ^M "at 8L-K« d <* ^! lic "rtrh H6, IA the Η-axis krcti-1,1 ⁿ ± n L ⁷ Ni? - ^" · ζι «<3 τ 'from it is led, wild t ^{% Λ} ΐ <. ι"Ic' 7 ° . '^ h at this point in time in Vt if, ¹ Oj Ii "* j ι "Ί' ⁿ t ^ "is« »idea can.

From Fig. 5 is wc-iÄ-srhiu ai-sicirslicli ₃ that the OR gate he 248 of the J ¹ Ig. 41) by a 0PiSE gate 24-S ¹ ersetsi; Viui-de, whose entrances with the exception that the Elngaiigslsliung 24ö for dsn. single P point through two lines first mircls-; the same as in Pig. MI) are. These lines are the output line 39 ^ of an AND gate 396 and the output line 396 of an AND gate 400. The inputs of the UKD-G-εΙ: cars 396 are with; the point line and the ZERO output signal ^ -02 of the flip-flop 384 connected. In this way, a point 14 can appear on the display when there is a signal on the point line 246 and the flip-flop 384 is switched to its or ει 33. switching state, which indicates that a bar } 50 is not should be drawn. The inputs of a ÜND gate 400 are connected to the output line 404 of the EIJ & j connection of the flip-flop 384 of the point

Line 406 and a clock line 408 connected, which carries a signal when the circuit is not on line 116, 1Δ or K6, L2. The reason why the writing of a Kengen line is suppressed during line H6, LI is that this is the line on which the vertical axis is written and therefore no quantity is stored or displayed during this line. During 116, L2, a quantity corresponding to the purse, which was overwritten by the final purse, is written into register 366 (however, there is no meaningful identification number in register 570 with which it can be compared. Therefore, the representation of quantities is again suppressed. This suppression is also useful, since the line H6, L2 'is the one during which the I-point 12 is included for the closing exchange.

■. ■■ '■■. . ·.

It can be seen that the writing of a bar 350 begins when a line following E6, L2 crosses the horizontal axis and does not stop until a successful comparison has been made in comparator circuit 376. It should be noted that the flip-flop 384 is supplied with the clock V11 via an OR gate 380 is to transfer this to its first switching state when up to then no successful comparison could take place. This prevents the bar 350 from being off the screen runs out. If while writing the bar 350 a The point signal appears on the line 246, the signal is on of line 406 interrupted, thereby writing a point is suppressed in the display and a white point 352 appears accordingly.

General description of a second modified embodiment

A third type of curve commonly found in finance is one that shows the range of the price for a particular stock over an interval of time, such as a day, week, conat, and so on. Such a curve can also be used somewhere along the area line to display the final '■ "

■■ · ■ /> 23 - '/ ■'

notation of the relevant value in the an2e ± ge ~ Zeltratui.

Figure 3 shows the "first few lines of such a curve. Each line 4-20 starts at the "lower" price for the stock, for example, on a specific trading day, and ends on High price of the share on the same day. A horizontal line 422 appears along line 420 at the point where the exchange, that day, concluded. The subscription price for the representation can the closing stock exchange of the share on the last, this in the known manner The time span shown can be the previous day or another selected value.

In order to obtain a representation as it is shown in FIG. 3, the axes, scales, identifiers and the like can refer to the

| same way be generated as in the erfindungsge shown in Figure 4- _t MAESSEN embodiment. The high price, the low price and the last price in the selected time period can be stored in different tracks of a storage drum 60 at corresponding clock points. Each of these values can be read into an associated register and compared with an increasing value that begins under the lowest '. \' Ert to be displayed. When the increasing value coincides with the low price, the intensification of the writing beam begins. A special display, for example a flashing dot, a horizontal line, a blank spot or the like, is generated when the increased value corresponds to the last price matches. The intensification of the writing beam

P is terminated when the increased value agrees with the high price .

The detailed description of the second given alleviates the exemplary embodiment

FIG. 6 shows a schematic circuit diagram of a circuit ettm generating a representation of the type shown in FIG. Opposite to The representations already described are only used here on every zv / eiteji line “in this example the even-numbered lines

Shown £ 2, L4 mid L6. During the 11, LJ and L ^ a signal appears on line 426. This signal is fed to gates 431-433 for control, the high price, the last price and the low price on lines 436-438 from corresponding traces of the Memory 60 on lines 441-443 and store them in buffer stages 446-448. The contents of these buffer stages 446-448 are fed to comparator circuits 456-458 via lines 451-453. The further input of each of these comparator circuits is connected to the output line 460 of the register 222. As can be seen from FIG. 4C, the register 222 is the one in which the incremental increase of the previously reduced closing exchange is carried out.

If the price in register 222 with the low price in the buffer circuit 448 matches $, the comparator circuit 458 outputs an output signal on the line 462. This stands with an input of an AND gate 464 and via an inverter 466 connected to an input of an AND gate'468. The others AND gate 464 inputs are to the even clock line 470 and the output line 472 of an inverter 474. The input of inverter 474 is off with a comparator corridor. 476 of the comparator circuit 456 for the high price associated. The output line 478 of the AND gate is connected to the ONE input terminal of a flip-flop 480, 'The ONE output line 482 of flip-flop 480 is via the OR gate 248 "is fed to the line 2j> 0, which leads to the screen 10 '. It can thus be seen that a match in the comparator circuit 258 is an intensification of the visual writing ray, which then leads to a representation on the screen 10 leads.

If the value in register 222 corresponds to the I et a ten price in the buffer circuit 447 matches, the comparator circuit outputs 457 an output signal on the line 484, which is used to trigger the special character generator 486. The βρ & ζίeile character generator 486 may, for example, be a ■ generate high-frequency, .horizontal- wave / that temporarily dem

10O3

that the grid-generating circuit is checked in, or it can the lighting of the point, in a similar manner to that in the ge named USA application, cause · In any case is caused that-yourself, this point from the other on the Line 420 is different. The output line 488 of the generator 486 is connected to line 2.5C via the OR gate 24-8 ".

Finally, when the V.'ert in register 222 matches the value in buffer circuit 446 for the high price, comparator circuit 456 outputs an output signal on line 4-6 which activates AND gate 468 fully for an even time in order to generate the output signal on the line 490 »* This signal is fed to the flip-flop 480 in order to reset it to its" ITULL switch Eus tarid. This "interrupts the input signal of the ODES» "GEifers 24S"" Intensity gain of the writing override on the screen 10 is then ended *

There was a iLnoY-b'Inuns different ^ "ap-lriiiar '' - 'schiedliche configurations very Yial.seitIk- k ... d: ^Λ U amount iis Ari tr-: λ'ϊ, γ- ^{^:;} ϊ the values g-ε end 9. ^ '; -ta ^ a ^ r is generated j can is: ondoii Τ '^ ί; § ι lz information : ra bei; ± ke, for example? iie al den. -

iiEi

n ,, which is able to do this in a variety of ways. The circuit is, oils Beseiiaffenlieit this äsv Sersioli the darzustellenBa the presentation locally erfür as to be displayed Einerer user rarely it on the ^: can -Get igssballt "The :: - the ^ i ^ ^y t3 without one graphiäciinen sbenso other Zweksche representation j ^ application fin

In the * Doschrie &'5-r;
Reference value ₄ n ^ msiit
fensichtlick, üq.2.
current Bcras- lv ".

cut rice) r ^ is

vI-, ϋο:? ΰ -i

.Si ¹ ^ b 5in tighter

However, it is often «

■ -. 'F.

BAD ORJQiNAL

can be used. In the previous description wx & k- *
always reach the same above and below the reference value · Kit
With a more refined control and control circuit, the range changes above and below the reference value can be changed individually in order to optimize the range to be displayed even further. The invention is not restricted to the examples given. A large number of modifications of the invention are possible.

/ / /. ■■:: ■■■■.; ■■■

- 27 -

10öf0Ö / 1Ö03

Claims (1)

β t '»" n t a η β p r ü c Ί? e ■ "·" ■ ■ -'; ί | "". ■ '"' ''" ■ '"· Arrangement for the graphic display of a vertex, characterized in that a memory (242) is provided for the V ^.: ert to be displayed, and that a further memory (222) is provided for a value below the value to be displayed. Reference value is provided that the reference value can be increased step by step, that a comparator (244) is provided with which the '.Vert to be displayed can be compared with the step-by-step increased reference value, and that if the two values in the comparator match, a predetermined change in the Display device (10 ') can be triggered to display the value. 2. Arrangement according to claim 1, characterized in that * - that the 'display device (10') is a cathode ray tube 5 * Arrangement according to claim 1 and / or 2, characterized in that several of the values mentioned graphically can be displayed, and that the memory (24-2) for the to be displayed Value data corresponding to the values can be supplied » 4. Arrangement according to at least one of claims 1 to 3 thereby characterized in that means for displaying a selected chess range for the display of the '.,' ertes it is provided that it can be determined whether the values fed to the memory (242) for the values to be displayed correspond to the Chewing area fit, and that the chewing area as a function of the determination that the values fed to the memory do not match the selected measuring range can be changed. 5 · Arrangement according to at least one of claims 1 to 4 thereby characterized that every single increase in the inflection value τοη der MeBb © reichsanige can be influenced. 6 »Arrangement according to claim 4 and / or 5 thereby leaning against η η •• that with the definition of the measuring range L 'j - it can be determined whether a fourth supplied to the memory (2.42) for the values to be displayed is greater or less than is the values in the selected measuring range, and that the amount of the increment for the reference value from this result is dependently controllable. . 7. The arrangement at least according to claim 5, characterized geke η η - ■■ ζ e i. ch η et that it can be determined whether the values fed to the memory (242) for the values to be displayed do not exceed a selected range which is smaller than the displayed range during a predetermined period of time, and that the control (226) for the Increase in the reference value 4 ¹¹¹¹ Cb this finding can be influenced in such a way that the amount of the increase is reduced. 8. The arrangement according to at least one of claims 1 to 7, characterized g 9 ke η η ζ eich η et that the ^ display device (1Q ') a fixed number of places for .Darstellen • from fourth shows that for the Pail, that all these places are used, a new value to be displayed can be set in the place at which the last received value to be displayed Value is shown, and that all Iverte already shown can be moved in the specified direction by one unit of the representation where the oldest displayed value is eliminated. 9 · Arrangement according to at least one of the claims 1 to 8, thereby characterized in that a controller (226) is intended for the amount of the increase in the reference value. 10 arrangement at least according to claim 1, characterized in that g e k e η η, that the predetermined change is the representation of a point in the display device (10 '). 11. Arrangement according to at least one of claims Ί to 10, by g e k e η η ζ ei c h η e t that a memory (180) to «save a given value, and that this saved value is reduced by a “specified amount” '·''-' ■■ ■■ '■■■■' -. '■■ - 2 -'. : - can be used to obtain the reference value. 12. The arrangement at least according to claim 11, characterized in that a controller (184) is provided, • with which the amount, ur. which the given V. is changeable. is controllable. 13. Arrangement according to at least one of claims 1 to 12, dadjurch marked that the V.'ert the last ■ Price for a given share, especially the closing stock exchange / for this share on the previous trading day. 14. Arrangement according to at least one of claims 1 to 13 »thereby characterized in that the memory (242) the values for the last stock market price of a certain share can be supplied in chronological order for the value to be displayed are. 15. Arrangement at least according to claim 14, characterized in that the area of the last, on the display arrangement (1C) the stock exchange prices to be shown are taxable. 16. Arrangement according to at least one of claims 1 to 15 »thereby geke η η s e ich η" et that the specific share, the closing exchange and the range of values to be displayed can be displayed alphanumerically » ? 1 · arrangement according to at least sinem eggs claims 1 to 16, characterized gel: s 11 11 calibratable ζ η et that is displayed on the display device (10 ') alphanumeric information. 18. Arrangement according to at least one of claims 1 to 17 »thereby seke 21 η seicbnet,. that the normal representation on the V.'ieasrgsbsanordnimg (10 ^! ) consists generally of a drawn line, the direction of which can be terminated by the comparator when a correspondence is established. * ■ A ft € - Λι 6t έ * f V if # J β f j BATH ORIGINAL 1Ö39361 .19 · Arrangement according to at least one of claims 1 to 18, characterized in that for the representation let set a horizontal axis from which a vertical line can be displayed, and that the predetermined change consists in the interruption of the recording of the line. 20. The arrangement according to claim 19, characterized in that g e ken η ζ e i c h η et that the line emanating from the horizontal axis for (each of several values can be drawn, 21. Arrangement according to claim * 20, characterized in that g e k e η η ζ eic h. net 'that two different groups of values at the same time on the £ display (10 ') can be shown that one of the groups of values through from the horizontal axis outgoing lines can be displayed, their recording as a function of on the agreement in a first comparator can be canceled and that the second group of values by the Representation of a point on the display device (10 ') can be displayed, the position of which can be determined in a second comparator as a function of the correspondence. 22. Arrangement according to claim 21, characterized in that ', g e k e η η ζ e i c h net, that corresponding values in the two groups comparable to each other and on the same vertical line can be displayed, and that a point can be displayed at the point where the two values intersect on a common line is. 2Y. Arrangement according to claim 21 and / or thereby g e k e η η ζ e 'i * c h η e t that for the place where the two meet Values, one of which is an avert of the first group and the second is a value of the second group, cut, the display in the display device (10 *) can be suppressed by to present a gap. 24. Arrangement according to at least one of claims 1 to 23, characterized g e k e η η ζ ei e.h. η e t that.äie to represent 109809/1003 Values are transferable as a cumulative amount, and that as a function of from the appearance of a new value, the value in the memory (242)] for the value to be displayed is sent to the memory (222) is transferable for the reference value. 25. Arrangement according to at least one of claims 1 to 24, characterized characterized in that the information provided about the amount of successive transactions of a particular Share are " 26. Arrangement according to at least one of claims 21 to 25, characterized characterized in that the first group of values provides information on the amount of successive transactions a particular share and, the second group the Include closing prices of these transactions. 27. The arrangement according to at least one of claims 1 bia 26, characterized characterized in that the graphical representation includes two related values, that a memory is assigned to each of these two values, that the reference value, which can be increased step by step, with each of these Values can be compared that depending on the agreement of the increased reference value with the first of the stored yters the display of a line on the display device (10 ') - can be initiated and this representation of the line if it matches the second of the stored Values is terminable. 28. The arrangement at least according to claim 27, characterized in that the graphic representation three together related values includes that each of the three values is assigned a memory and a comparator, and that depending on a match between the reference value and the third of the 'values, a mark on the line to be displayed can be generated. 29 · delegation according to claim 28, characterized gekennzeicb- net ¹ that the line proceeds vertically, and that the mark ■ - 5 -103909/1403 a short line intersecting the vertical line ^ raT. ^ ^ <* » 3C arrangement according to claim 28, characterized in that ge k en η ζ ei c h - η β t that the three values are the low stock market, the high stock market - or · the closing stock exchange of a share during a given Include time span. Ji. Arrangement according to at least one of claims 1 to 30, there- ' by g e ken η shows that at least two groups of related values can be represented eijnfcT, and that consecutive corresponding ■■ fourth of these Groups can be transferred to assigned memory for the values to be displayed. - 6 ■ -