CN205563550U - KVM module of PS2 interface based on soft nuclear of microblaze - Google Patents
KVM module of PS2 interface based on soft nuclear of microblaze Download PDFInfo
- Publication number
- CN205563550U CN205563550U CN201620327040.1U CN201620327040U CN205563550U CN 205563550 U CN205563550 U CN 205563550U CN 201620327040 U CN201620327040 U CN 201620327040U CN 205563550 U CN205563550 U CN 205563550U
- Authority
- CN
- China
- Prior art keywords
- module
- microblaze
- kvm
- primary
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000002093 peripheral effect Effects 0.000 claims abstract description 5
- 238000012545 processing Methods 0.000 claims description 3
- 238000012546 transfer Methods 0.000 claims description 3
- 230000008029 eradication Effects 0.000 claims 2
- 230000006870 function Effects 0.000 abstract description 7
- 238000005516 engineering process Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000007812 deficiency Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Landscapes
- Multi Processors (AREA)
Abstract
The utility model discloses a KVM module of PS2 interface based on soft nuclear of microblaze belongs to the KVM function implementation system technical field who manages the board, and its structure is including the microblaze soft nuclear treater of embedding in FPGA, including I2C primary module and I2C from the module that reads DDC information, connect PS2 primary module of PS2 key mouse and PS2 from the module of connecting the PS2 host computer, operation screen display shows OSD module and GPIO module, the DDR3 storage module of management memory and the UART interface module who is used for receipt and emissiion data to and with the AXI bus of above -mentioned peripheral hardware module carry to the microblaze. The utility model discloses a KVM module of PS2 interface based on soft nuclear of microblaze compares with prior art, this KVM module is applicable to information control center, securities / financial transaction system, the data center of bank, the industrial control environment, the teaching environment, among much more all servers such as inspection center or multi -computer 's the operational environment, utilize the FPGA monolithic to realize that the KVM function can reduce the big small size of integrated circuit board, the stability of speed reaches is improved, scientific and reasonable, the cost is lowered.
Description
Technical field
This utility model relates to the KVM functional realiey systems technology field of management board, the KVM module of a kind of PS2 interface based on the soft core of Microblaze.
Background technology
MicroBlaze Embedded Soft Core is the soft core of the risc processor can being embedded in FPGA optimized by Xilinx company, there is the advantages such as the speed of service is fast, it is few to take resource, configurability is strong, be widely used in the fields such as communication, military, high-end consumption market.32 soft processor cores of the MicroBlaze of Xilinx company are the standard peripherals set supporting CoreConnect bus.MicroBlaze processor operates under 150MHz clock, it is possible to provide the performance of 125 D-MIPS, is especially suitable for designing the complex embedded system for network, telecommunications, data communication and consumption market.
FPGA(Field-ProgrammableGateArray), i.e. field programmable gate array, it is the product of development further on the basis of the programming devices such as PAL, GAL, CPLD.It is to occur as a kind of semi-custom circuit in special IC (ASIC) field, has both solved the deficiency of custom circuit, has overcome again the shortcoming that original programming device gate circuit number is limited.
KVM: be exactly the abbreviation of KeyboardVideoMouse.KVM, by being directly connected to keyboard, video and mouse (KVM) port, allows you be able to access that and controls computer.KVM technology revises software without destination server.This means that and can access object-computer at any time under the BIOS environment of Windows.KVM provides real mainboard level access, and supports multi-platform server and serial device.
In multi-unit server previously, the KVM functional realiey of management board is by CPLD+ chip microcontroller.The keyboard and mouse of KVM function is to have built a PS2 at CPLD to turn I2C module, is communicated by I2C bus and single-chip microcomputer, and plug-in CH375 and HUB of single-chip microcomputer realizes communicating between each mainboard.In whole multi-unit server, KVM function to be realized needs master chip the most, when circuit layout exist inconvenience, it is contemplated that during circuit design circuit board size and reduce number of chips.
Summary of the invention
Technical assignment of the present utility model is for above weak point, it is provided that utilize FPGA monolithic to realize the KVM module of a kind of based on the soft core of Microblaze the PS2 interface of KVM function.
This utility model solves its technical problem and be the technical scheme is that the KVM module of a kind of PS2 interface based on the soft core of Microblaze, module includes the Microblaze soft-core processor being embedded in FPGA, and I2C primary module and I2C including reading DDC information are from module；Connect the PS2 primary module of PS2 key Mus and connect the PS2 of PS2 main frame from module；Transfer osd signal and carry out the operation screen display OSD module of channel selecting；The GPIO module of connection control signal；The DDR3 memory module of managing internal memory and for receiving and launch the UART interface module of data, described KVM module also includes the AXI bus being mounted on Microblaze by above-mentioned peripheral module.
Wherein, operation screen display OSD module, DDR3 memory module, GPIO module, UART module, PS2 primary module, PS2 from module, I2C primary module, I2C from module and UART interface wired in parallel in AXI bus.
Operation screen display OSD module is connected with display；GPIO module is connected with control signal；PS2 is connected with the main frame with PS2 mouth from module；PS2 primary module is connected with PS2 key Mus；I2C is connected with main frame from module；I2C primary module is connected with display；UART interface module is connected with debugging serial ports.
Preferably, this module also includes the SDK instrument that hardware carries out software development.
Preferably, this module also includes the MCU module processing caching.
The KVM module of a kind of PS2 interface based on the soft core of Microblaze of the present utility model is compared to the prior art, this KVM module is be applicable to the working environment of all of multiservers such as information control center, call center, security/financial transaction system, bank data centers, industrial control condition, teaching environment, test center or multicomputer, utilize FPGA monolithic can reduce board area to realize KVM function, reduce the complexity of system, improve speed and stability, reduce power consumption and cost.
Accompanying drawing explanation
Below in conjunction with the accompanying drawings this utility model is further illustrated.
Accompanying drawing 1 is that the KVM module of a kind of PS2 interface based on the soft core of Microblaze is in FPGA internal frame diagram.
Detailed description of the invention
The utility model is described in further detail with specific embodiment below in conjunction with the accompanying drawings.
The KVM module of a kind of PS2 interface based on the soft core of Microblaze of the present utility model, its structure includes the Microblaze soft-core processor being embedded in FPGA, embedded RAM(BRAM), Microblaze connects Dlmb control module and Ilmb control module respectively, and BRAM connects Dlmb control module and Ilmb control module respectively.Described DLMB (DataLocalMemoryBus): data-interface, local bus memory, exchange for high-speed data.Described ILMB (InstructionLocalMemoryBus)；Instruction interface, it is achieved high speed instruction reads.
Microblaze connects DDR3 memory module, GPIO module, UART module, PS2 primary module, PS2 from module, I2C primary module, I2C from module and operation screen display OSD module by AXI bus.Wherein, operation screen display OSD module, DDR3 memory module, GPIO module, UART module, PS2 primary module, PS2 from module, I2C primary module, I2C from module and UART interface wired in parallel in AXI bus.
Wherein, I2C primary module is used for reading DDC information and being connected with display, main frame respectively from module with I2C, PS2 primary module connects PS2 key Mus, PS2 connects the main frame with PS2 interface from module, operation screen display OSD module is transferred OSD and is carried out channel selecting and be connected with display, GPIO module is connected with control signal, and UART interface module is connected with debugging serial ports.
This module also includes the SDK instrument that hardware carries out software development.
This module also includes the MCU module processing caching.
OSD is the English abbreviation of screen display, DDR3 is the English abbreviation of the memorizer of synchronous dynamic random-access, GPIO is the English abbreviation of universal input/output, UART is universal asynchronous receiving-transmitting transmitter English abbreviation, I2C is the English abbreviation of the twin wire universal serial bus developed by PHILIPS Co., SDK is the English abbreviation of software development kit, and MCU is the English abbreviation of micro-control unit.
Each peripheral module is mounted on Microblaze soft-core processor by being achieved in that of this programme by AXI bus, after hardware has been built, by SDK instrument, hardware module is carried out software development, realize PS2 by software intercept key assignments and transfer OSD and the function of distribution passage by key assignments, the PS2 primary module key assignments intercepted by CPU is given PS2 through CPU process and is sent to host side from module, I2C primary module is processed caching by MCU module read direct digital control system (DDC) information being currently accessed display by software after, wait that I2C reads from module.
Using method:
After being loaded with management board and the multi-unit server environmental preparation of KVM module, after powering on to management board, hot plug PS2 key Mus equipment, recall OSD interface by PS2 keyboard and carry out channel selecting, press after enter key enters the passage selected after determining passage, operation PS2 key Mus by display it can be seen that operational motion.
By detailed description of the invention above, described those skilled in the art can readily realize this utility model.It is understood that this utility model is not limited to above-mentioned several detailed description of the invention.On the basis of disclosed embodiment, described those skilled in the art can the different technical characteristic of combination in any, thus realize different technical schemes.
Claims (3)
1. a KVM module for PS2 interface based on the soft core of Microblaze, module includes the Microblaze soft-core processor being embedded in FPGA, it is characterised in that include that the I2C primary module reading DDC information and I2C are from module；Connect the PS2 primary module of PS2 key Mus and connect the PS2 of PS2 main frame from module；Transfer osd signal and carry out the operation screen display OSD module of channel selecting；The GPIO module of connection control signal；The DDR3 memory module of managing internal memory and for receiving and launch the UART interface module of data, described KVM module also includes the AXI bus being mounted on Microblaze by above-mentioned peripheral module；
Wherein, operation screen display OSD module, DDR3 memory module, GPIO module, UART module, PS2 primary module, PS2 from module, I2C primary module, I2C from module and UART interface wired in parallel in AXI bus；
Operation screen display OSD module is connected with display；GPIO module is connected with control signal；PS2 is connected with the main frame with PS2 mouth from module；PS2 primary module is connected with PS2 key Mus；I2C is connected with main frame from module；I2C primary module is connected with display；UART interface module is connected with debugging serial ports.
2. the KVM module of the eradication a kind of based on the soft core of Microblaze PS2 interface described in claim 1, it is characterised in that this module also includes the SDK instrument that hardware carries out software development.
3. the KVM module of the eradication a kind of based on the soft core of Microblaze PS2 interface described in claim 1, it is characterised in that this module also includes the MCU module processing caching.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201620327040.1U CN205563550U (en) | 2016-04-19 | 2016-04-19 | KVM module of PS2 interface based on soft nuclear of microblaze |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201620327040.1U CN205563550U (en) | 2016-04-19 | 2016-04-19 | KVM module of PS2 interface based on soft nuclear of microblaze |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN205563550U true CN205563550U (en) | 2016-09-07 |
Family
ID=56809591
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201620327040.1U Active CN205563550U (en) | 2016-04-19 | 2016-04-19 | KVM module of PS2 interface based on soft nuclear of microblaze |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN205563550U (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106502930A (en) * | 2016-10-27 | 2017-03-15 | 福建星网视易信息系统有限公司 | The method and apparatus that GPIO based on windows platforms simulates serial line interface |
| CN107678725A (en) * | 2017-10-30 | 2018-02-09 | 济南浪潮高新科技投资发展有限公司 | A kind of method and device that matrix form KVM is realized based on FPGA |
| CN112835821A (en) * | 2020-11-24 | 2021-05-25 | 深圳市国科亿道科技有限公司 | Method for simulating PS2 interface through GPIO port of single chip microcomputer, single chip microcomputer and system |
| CN115206255A (en) * | 2022-06-17 | 2022-10-18 | 中航华东光电有限公司 | Aviation display control system and method |
-
2016
- 2016-04-19 CN CN201620327040.1U patent/CN205563550U/en active Active
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106502930A (en) * | 2016-10-27 | 2017-03-15 | 福建星网视易信息系统有限公司 | The method and apparatus that GPIO based on windows platforms simulates serial line interface |
| CN106502930B (en) * | 2016-10-27 | 2019-08-02 | 福建星网视易信息系统有限公司 | The method and apparatus of GPIO simulation serial line interface based on windows platform |
| CN107678725A (en) * | 2017-10-30 | 2018-02-09 | 济南浪潮高新科技投资发展有限公司 | A kind of method and device that matrix form KVM is realized based on FPGA |
| CN112835821A (en) * | 2020-11-24 | 2021-05-25 | 深圳市国科亿道科技有限公司 | Method for simulating PS2 interface through GPIO port of single chip microcomputer, single chip microcomputer and system |
| CN112835821B (en) * | 2020-11-24 | 2024-04-09 | 深圳市国科亿道科技有限公司 | Method for simulating PS2 interface through GPIO port of singlechip, singlechip and system |
| CN115206255A (en) * | 2022-06-17 | 2022-10-18 | 中航华东光电有限公司 | Aviation display control system and method |
| CN115206255B (en) * | 2022-06-17 | 2024-04-19 | 中航华东光电有限公司 | Aviation display control system and method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN205563550U (en) | KVM module of PS2 interface based on soft nuclear of microblaze | |
| CN107278299A (en) | The functional methods, devices and systems of secondary bus are realized via reconfigurable virtual switch | |
| CN107003955A (en) | Methods, devices and systems for the integrated equipment in root complex | |
| CN108701109A (en) | The methods, devices and systems of Plugin Mechanism for computer expansion bus | |
| CN107704413A (en) | A kind of reinforcement type parallel information processing platform based on VPX frameworks | |
| CN109739791A (en) | A kind of universal safety trusted interface card of PCIE and MINIPCIE double nip | |
| CN109656856A (en) | Multiplex bus and multiplex bus interconnect device and method are realized using FPGA | |
| CN110764585A (en) | Universal independent BMC board card | |
| CN103246623B (en) | SOC calculates device extension system | |
| CN112256615B (en) | USB conversion interface device | |
| CN201955778U (en) | Embedded transparent transmission system for USB (Universal Serial Bus) equipment with virtual desktop | |
| TW594489B (en) | Apparatus and method for monitoring computer system resources | |
| US10176133B2 (en) | Smart device with no AP | |
| CN106326175A (en) | Method for conversion between AHB bus and OPB bus and bridging device of AHB bus and OPB bus | |
| CN205665661U (en) | KVM module based on microblaze is soft to verify existing USB function | |
| CN216352292U (en) | Server mainboard and server | |
| US20190286606A1 (en) | Network-on-chip and computer system including the same | |
| CN112131168B (en) | Multi-chip set and control method | |
| CN107340287A (en) | Chemiluminescence analysis platform and its data processing method containing FPGA device | |
| CN204189089U (en) | A kind of server | |
| CN107479629A (en) | A kind of secure and trusted all-in-one based on Feiteng processor | |
| CN207096110U (en) | Chemiluminescence analysis platform containing FPGA device | |
| CN103544133B (en) | Conversion device and conversion method | |
| CN202495036U (en) | Universal interface for bus slave | |
| CN208190652U (en) | A kind of mainboard of full duplex Universal Synchronous Asynchronous serial transceiver |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20230424 Address after: 250000 building S02, No. 1036, Langchao Road, high tech Zone, Jinan City, Shandong Province Patentee after: Shandong Inspur Scientific Research Institute Co.,Ltd. Address before: No. 1036, Shun Ya Road, Ji'nan high tech Zone, Shandong Province Patentee before: INSPUR GROUP Co.,Ltd. |