CN114446381B - eMMC fault analysis method, device, readable storage medium and electronic equipment - Google Patents
eMMC fault analysis method, device, readable storage medium and electronic equipment Download PDFInfo
- Publication number
- CN114446381B CN114446381B CN202210360728.XA CN202210360728A CN114446381B CN 114446381 B CN114446381 B CN 114446381B CN 202210360728 A CN202210360728 A CN 202210360728A CN 114446381 B CN114446381 B CN 114446381B
- Authority
- CN
- China
- Prior art keywords
- emmc
- firmware
- analysis
- fault analysis
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
- G11C29/56008—Error analysis, representation of errors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/079—Root cause analysis, i.e. error or fault diagnosis
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Health & Medical Sciences (AREA)
- Biomedical Technology (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention discloses an eMMC fault analysis method, a device, a readable storage medium and electronic equipment, wherein fault analysis firmware is written into an SRAM of the eMMC; the failure analysis firmware is used for obtaining analysis data corresponding to the eMMC and sending the analysis data to the host, so that failure analysis of the eMMC is realized, the failure analysis firmware is not positioned on a Nand flash Memory like the conventional normal firmware but is written into an SRAM (Static Random-Access Memory) of the eMMC, even if the eMMC fails, the master control of the eMMC can still receive a command of the host through the failure analysis firmware, normal response to the command is realized, the host can know and analyze failure occurrence reasons through the obtained data, and failure analysis of the eMMC is realized while an abnormal field is not damaged.
Description
Technical Field
The invention relates to the technical field of memory systems, in particular to an eMMC fault analysis method, an eMMC fault analysis device, a readable storage medium and electronic equipment.
Background
Some anomalies inevitably occur in eMMC (Embedded MultiMedia Card) during product use or testing. When the abnormity happens, a debugging tool can be used for checking the related information so as to analyze the fault and conveniently locate and solve the abnormity problem. The checking of the related information is usually performed through a Vendor Command (protocol Command) set by firmware, and when the eMMC is in a worse condition, such as abnormal power-on initialization, firmware loss and the like, a Command cannot be normally responded under the conditions, so that the abnormal sample wafer cannot be further analyzed through a direct Vendor Command mode, and if the fault particles are required to be operated normally again, the abnormal sample wafer can only be subjected to destructive modes such as re-opening the card and the like, which causes the loss of the abnormal field.
Disclosure of Invention
The technical problem to be solved by the invention is as follows: an eMMC fault analysis method, an eMMC fault analysis device, a readable storage medium, and an electronic apparatus are provided, which can realize eMMC fault analysis without destroying an abnormal field.
In order to solve the technical problem, the invention adopts a technical scheme that:
an eMMC fault analysis method comprises the following steps:
writing the fault analysis firmware into an SRAM of the eMMC;
and obtaining analysis data corresponding to the eMMC through the fault analysis firmware, and sending the analysis data to a host.
In order to solve the technical problem, the invention adopts another technical scheme as follows:
an eMMC fault analysis device, comprising:
the firmware writing module is used for writing the fault analysis firmware into an SRAM of the eMMC;
and the data sending module is used for obtaining analysis data corresponding to the eMMC through the fault analysis firmware and sending the analysis data to the host.
In order to solve the technical problem, the invention adopts another technical scheme as follows:
a computer-readable storage medium having stored thereon a computer program which, when executed by a processor, implements the steps of a method of eMMC fault analysis described above.
In order to solve the technical problem, the invention adopts another technical scheme as follows:
an electronic device includes a memory, a processor, and a computer program stored on the memory and executable on the processor, where the processor implements the steps of the above-described eMMC failure analysis method when executing the computer program.
The invention has the beneficial effects that: the failure analysis firmware is written in an SRAM of the eMMC, analysis data corresponding to the eMMC is obtained through the failure analysis firmware, the analysis data are sent to a host, failure analysis of the eMMC is achieved, the failure analysis firmware is not located on a Nand flash Memory like the existing normal firmware, but is written in the SRAM (Static Random-Access Memory) of the eMMC, therefore, even if the eMMC fails, an eMMC main control can still receive a command of the host through the failure analysis firmware, normal response to the command is achieved, the host can know and analyze failure occurrence reasons through the obtained data, and therefore failure analysis of the eMMC is achieved while an abnormal site is not damaged.
Drawings
Fig. 1 is a flowchart illustrating steps of an eMMC fault analysis method according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of an eMMC fault analysis apparatus according to an embodiment of the present invention;
fig. 3 is a schematic structural diagram of an electronic device according to an embodiment of the present invention;
fig. 4 is a schematic view of an operation interface of a debugging tool in the eMMC fault analysis method according to the embodiment of the present invention.
Detailed Description
In order to explain technical contents, achieved objects, and effects of the present invention in detail, the following description is made with reference to the accompanying drawings in combination with the embodiments.
Referring to fig. 1, an embodiment of the present invention provides an eMMC fault analysis method, including:
writing the fault analysis firmware into an SRAM of the eMMC;
and obtaining analysis data corresponding to the eMMC through the fault analysis firmware, and sending the analysis data to a host.
From the above description, the beneficial effects of the present invention are: the failure analysis firmware is written in an SRAM of the eMMC, analysis data corresponding to the eMMC is obtained through the failure analysis firmware, the analysis data are sent to a host, failure analysis of the eMMC is achieved, the failure analysis firmware is not located on a Nand flash Memory like the existing normal firmware, but is written in the SRAM (Static Random-Access Memory) of the eMMC, therefore, even if the eMMC fails, an eMMC main control can still receive a command of the host through the failure analysis firmware, normal response to the command is achieved, the host can know and analyze failure occurrence reasons through the obtained data, and therefore failure analysis of the eMMC is achieved while an abnormal site is not damaged.
Further, the writing the failure analysis firmware onto the SRAM of the eMMC previously comprises:
and judging whether the power-on initialization of the eMMC is normal or not, and if not, compiling to obtain fault analysis firmware corresponding to the eMMC.
As can be seen from the above description, when the eMMC cannot be normally powered on and initialized, it indicates that the eMMC is abnormal and cannot normally process the command, and then the corresponding failure analysis firmware is compiled.
Further, the determining whether the power-on initialization of the eMMC is normal, and if not, compiling to obtain the fault analysis firmware corresponding to the eMMC includes:
and reading the capacity of the eMMC, judging whether the capacity is normal capacity, and if not, compiling to obtain fault analysis firmware corresponding to the eMMC.
As can be seen from the above description, when the eMMC can be normally powered on and initialized, the normal capacity of the eMMC can be read, and if the read capacity is abnormal, it indicates that the eMMC enters Rom Mode (master control read only Mode), cannot normally process a command, and the eMMC fails at present, so that the working state of the eMMC is simply and effectively determined.
Further, the failure analysis firmware includes boot firmware and command processing firmware data;
writing the fault analysis firmware onto the SRAM of the eMMC includes:
writing the boot firmware into an SRAM of an eMMC;
writing the command processing firmware data into an SRAM of the eMMC;
the obtaining analysis data corresponding to the eMMC through the fault analysis firmware includes:
and processing firmware data according to the command and operating the NandFlash by the boot firmware to obtain analysis data corresponding to the eMMC.
As can be seen from the above description, the writing of the failure analysis firmware is divided into two steps, the boot firmware is written into the SRAM of the eMMC, then the command processing firmware data is written into the SRAM of the eMMC, the boot firmware can boot the subsequent data to be written into the Nand of the eMMC, the command processing firmware data realizes the cmd driver (command processing) function through software, and since the firmware structure does not contain the firmware data to be flushed, the firmware cannot be flushed into a system block after all the firmware writing is completed, thereby realizing the writing of the failure analysis firmware.
Further, the obtaining analysis data corresponding to the eMMC through the fault analysis firmware and sending the analysis data to a host includes:
acquiring a fault analysis instruction sent by a host;
and operating the fault analysis firmware according to the fault analysis instruction to obtain analysis data corresponding to the eMMC, and sending the analysis data to the host.
As can be seen from the above description, the fault analysis firmware is operated according to the obtained fault analysis instruction sent by the host to obtain the analysis data corresponding to the eMMC, and the analysis data is sent to the host, so that the command processing is normally realized under the condition of eMMC fault, and the eMMC fault analysis is realized while the abnormal site is not damaged.
Further, the fault analysis instruction comprises a read instruction;
the read instruction includes physical block information;
the operating the fault analysis firmware according to the fault analysis instruction to obtain analysis data corresponding to the eMMC, and sending the analysis data to the host includes:
reading data of a physical block corresponding to the physical block information by using the fault analysis firmware according to the reading instruction;
and analyzing the data to obtain analysis data, and sending the analysis data to the host.
As can be seen from the above description, the failure analysis firmware is used to read the data of the physical block corresponding to the physical block information according to the read instruction, analyze the read data to obtain the analysis data, and send the analysis data to the host, so that when a failure occurs, a response to the host read instruction is implemented without destroying the data inside the eMMC.
Further, the obtaining of the fault analysis instruction sent by the host includes:
and judging whether a fault analysis instruction sent by a host exists in a register of the eMMC, if so, acquiring the fault analysis instruction sent by the host, and if not, returning to the step of judging whether the fault analysis instruction sent by the host exists in the register of the eMMC.
As can be seen from the above description, it is possible to respond to a command sent by the host in a timely manner by continuously determining whether a fault analysis command sent by the host exists in a register of the eMMC.
Referring to fig. 2, another embodiment of the present invention provides an eMMC fault analysis apparatus, including:
the firmware writing module is used for writing the fault analysis firmware into an SRAM of the eMMC;
and the data sending module is used for obtaining analysis data corresponding to the eMMC through the fault analysis firmware and sending the analysis data to a host.
Another embodiment of the present invention provides a computer-readable storage medium having stored thereon a computer program that, when executed by a processor, performs the steps of a method for eMMC fault analysis as described above.
Referring to fig. 3, another embodiment of the present invention provides an electronic device, which includes a memory, a processor, and a computer program stored in the memory and executable on the processor, where the processor implements the steps of the eMMC failure analysis method when executing the computer program.
The above-described eMMC failure analysis method of the present invention is applicable to a failed eMMC, and is described below by way of specific embodiments:
example one
The eMMC comprises three parts, namely a main control part, an SRAM (static random access memory) and a NandFlash; the normal firmware is received on the SRAM through the main control in the mass production stage, and is finally written into the NandFlash, and some erasing and writing operations are carried out on the NandFlash in the process;
referring to fig. 1 and 4, a method for analyzing an eMMC fault in the present embodiment includes the steps of:
s0, judging whether the power-on initialization of the eMMC is normal, if not, compiling to obtain fault analysis firmware corresponding to the eMMC, and specifically comprising the following steps:
reading the capacity of the eMMC, judging whether the capacity is normal capacity or not, and if not, compiling to obtain fault analysis firmware corresponding to the eMMC;
wherein the failure analysis firmware comprises boot firmware and command processing firmware data; the normal capacity is 128G, 512G and other normal capacities;
for example, the debugging tool reads the capacity of the eMMC, and the read capacity is 128M, which means that the eMMC enters a Rom Mode (master control read only Mode), cannot normally process a command, that is, cannot call firmware to an SRAM, and if the capacity is determined not to be the normal capacity, the fault analysis firmware corresponding to the eMMC is compiled;
s1, writing the failure analysis firmware into the SRAM of the eMMC, specifically including:
the location of the failure analysis firmware on the SRAM is the same as the SRAM address of the normal firmware for mass production operations, which means that when the master writes the failure analysis firmware onto the SRAM, the eMMC proceeds to a Debug flow instead of the mass production flow;
s11, writing the boot firmware into an SRAM of the eMMC;
specifically, the boot firmware is written into an SRAM of the eMMC through main control, and the boot firmware guides subsequent data to be written into the NandFlash;
s12, writing the command processing firmware data into the SRAM of the eMMC;
specifically, the command processing firmware data is written into the SRAM of the eMMC through main control, a cmd hand (command processing) function is realized on software, and a signal from a host can be received and processed;
because the fault analysis firmware structure does not contain firmware downloading data, the fault analysis firmware structure cannot be downloaded to a system block after all firmware is written;
s2, obtaining analysis data corresponding to the eMMC through the fault analysis firmware, and sending the analysis data to a host;
in an optional implementation manner, the obtaining, in S2, analysis data corresponding to the eMMC through the fault analysis firmware specifically includes:
processing firmware data according to the command and operating the NandFlash by the boot firmware to obtain analysis data corresponding to the eMMC;
in another optional embodiment, the S2 specifically includes:
s21, acquiring a fault analysis instruction sent by the host, specifically comprising:
s211, judging whether a fault analysis instruction sent by a host exists in a register of the eMMC, if so, executing S212, and if not, executing S213;
specifically, when a host sends a fault analysis instruction, a register inside the eMMC records the fault analysis instruction, and a Debug FW (fault analysis firmware) judges whether the fault analysis instruction sent by a host exists in the register of the eMMC, if so, S212 is executed, if not, S213 is executed, after the current instruction is processed, the Debug FW acquires a specific command and a parameter through a value of the register, and different processing is performed according to the difference between the command and the parameter;
s212, acquiring a fault analysis instruction sent by the host;
s213, returning to execute S211;
wherein the fault analysis instruction comprises a read instruction, and the read instruction is CMD 18; the read instruction includes physical block information;
the fault analysis instructions may further include a write instruction, which is CMD 25;
s22, operating the failure analysis firmware according to the failure analysis instruction to obtain analysis data corresponding to the eMMC, and sending the analysis data to the host, which specifically includes:
s221, reading data of the physical block corresponding to the physical block information by using the fault analysis firmware according to the reading instruction;
s222, analyzing the data to obtain analysis data, and sending the analysis data to the host;
when the physical block is a system block, the analysis data includes information such as an ECC (Error Correcting Code) condition, VT (CELL on voltage probability density) distribution, PE (erasing) times, valid data, and the like of the physical block, and when the physical block is another conventional block, the analysis data includes an ECC condition and VT distribution of the physical block;
the host can send a fault analysis instruction through a debugging tool, the eMMC runs Debug FW on the SRAM, can normally receive a processing command and returns corresponding analysis data to the debugging tool of the host, and the debugging tool processes relevant data;
as shown in fig. 4, the bottom right red box in fig. 4 is the address selection of the physical block to be read, Blk represents the block number to be read, BlkCnt is the number of blocks to be read, and the top left red box is the operation option, in which the physical page read/write/erase block is operated;
the failure analysis method is different from the situation that normal mass production firmware can be written into NandFlash, the Debug firmware only falls on an SRAM, the position of the Debug firmware on the SRAM is the same as the SRAM address of mass production operation of the normal firmware, the failure analysis method means that when the Debug firmware is written on the SRAM by a main control, the eMMC can carry out the Debug flow instead of the mass production flow, the main control can receive an upper-layer command through the Debug firmware to realize normal response to the command, so that the main control can know and analyze failure occurrence reasons through the obtained data, and the eMMC failure analysis is realized while an abnormal site is not damaged.
Example two
Referring to fig. 2, an eMMC fault analysis apparatus includes:
the firmware writing module is used for writing the fault analysis firmware into an SRAM of the eMMC;
and the data sending module is used for obtaining analysis data corresponding to the eMMC through the fault analysis firmware and sending the analysis data to the host.
EXAMPLE III
A computer-readable storage medium having stored thereon a computer program which, when executed by a processor, may implement the steps of the eMMC failure analysis method in one embodiment.
Example four
Referring to fig. 3, an electronic device includes a memory, a processor, and a computer program stored in the memory and executable on the processor, where the processor executes the computer program to implement the steps of the eMMC failure analysis method according to an embodiment.
In summary, according to the method, the apparatus, the readable storage medium, and the electronic device for analyzing the fault of the eMMC provided by the present invention, the fault analysis firmware is written into the SRAM of the eMMC, and the fault analysis firmware includes boot firmware and command processing firmware data; the method comprises the steps of uninterruptedly judging whether a fault analysis instruction sent by a host exists in a register of the eMMC, if so, obtaining the fault analysis instruction sent by the host, responding the instruction sent by the host in time, operating fault analysis firmware according to the fault analysis instruction to obtain analysis data corresponding to the eMMC, sending the analysis data to the host, realizing fault analysis of the eMMC, enabling the fault analysis firmware to be located on a Nand flash Memory like the existing normal firmware, but written into an SRAM (Static Random-Access Memory) of the eMMC, enabling an eMMC main control to receive a command of the host through the fault analysis firmware even if the eMMC fails, realizing normal response to the command, enabling the host to know and analyze the cause of the fault through the obtained data, and meanwhile not damaging an abnormal field, eMMC fault analysis is implemented.
In the above embodiments provided in the present application, it should be understood that the disclosed method, apparatus, computer-readable storage medium, and electronic device may be implemented in other ways. For example, the above-described apparatus embodiments are merely illustrative, and for example, the division of the modules is only one type of logical functional division, and other divisions may be realized in practice, for example, multiple components or modules may be combined or integrated into another apparatus, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or components or modules, and may be in an electrical, mechanical or other form.
The components described as separate parts may or may not be physically separate, and parts displayed as components may or may not be physical modules, may be located in one place, or may be distributed on a plurality of network modules. Some or all of the components can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, functional modules in the embodiments of the present invention may be integrated into one processing module, or each component may exist alone physically, or two or more modules are integrated into one module. The integrated module can be realized in a hardware mode, and can also be realized in a software functional module mode.
The integrated module, if implemented in the form of a software functional module and sold or used as a separate product, may be stored in a computer-readable storage medium. Based on such understanding, the technical solution of the present invention may be embodied in the form of a software product, which is stored in a storage medium and includes instructions for causing a computer device (which may be a personal computer, a server, or a network device) to execute all or part of the steps of the method according to the embodiments of the present invention. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk, and other various media capable of storing program codes.
It should be noted that for simplicity and convenience of description, the above-described method embodiments are shown as a series of combinations of acts, but it should be understood by those skilled in the art that the present invention is not limited by the order of acts, as some steps may occur in other orders or concurrently in accordance with the invention. Further, those skilled in the art will appreciate that the embodiments described in the specification are presently preferred and that no acts or modules are necessarily required of the invention.
In the above embodiments, the descriptions of the respective embodiments have respective emphasis, and for parts that are not described in detail in a certain embodiment, reference may be made to related descriptions of other embodiments.
The above description is only an embodiment of the present invention, and not intended to limit the scope of the present invention, and all equivalent changes made by using the contents of the present specification and the drawings, or applied directly or indirectly to the related technical fields, are included in the scope of the present invention.
Claims (8)
1. An eMMC fault analysis method is characterized by comprising the following steps:
writing the fault analysis firmware into an SRAM of the eMMC;
obtaining analysis data corresponding to the eMMC through the fault analysis firmware, and sending the analysis data to a host;
the writing of the failure analysis firmware onto the SRAM of the eMMC previously comprises:
judging whether the power-on initialization of the eMMC is normal or not, and if not, compiling to obtain fault analysis firmware corresponding to the eMMC;
the failure analysis firmware comprises boot firmware and command processing firmware data;
writing the fault analysis firmware onto the SRAM of the eMMC includes:
writing the boot firmware into an SRAM of the eMMC;
writing the command processing firmware data into an SRAM of the eMMC;
the obtaining analysis data corresponding to the eMMC through the fault analysis firmware includes:
and processing firmware data according to the command and operating the NandFlash by the boot firmware to obtain analysis data corresponding to the eMMC.
2. The method of claim 1, wherein the determining whether the power-on initialization of the eMMC is normal, and if not, compiling to obtain the fault analysis firmware corresponding to the eMMC comprises:
and reading the capacity of the eMMC, judging whether the capacity is normal capacity, and if not, compiling to obtain fault analysis firmware corresponding to the eMMC.
3. The method as claimed in claim 1, wherein obtaining analysis data corresponding to the eMMC via the fault analysis firmware and sending the analysis data to a host includes:
acquiring a fault analysis instruction sent by a host;
and running the fault analysis firmware according to the fault analysis instruction to obtain analysis data corresponding to the eMMC, and sending the analysis data to the host.
4. The method of claim 3, wherein the failure analysis instruction comprises a read instruction;
the read instruction includes physical block information;
the operating the fault analysis firmware according to the fault analysis instruction to obtain analysis data corresponding to the eMMC, and sending the analysis data to the host includes:
reading data of a physical block corresponding to the physical block information by using the fault analysis firmware according to the reading instruction;
and analyzing the data to obtain analysis data, and sending the analysis data to the host.
5. The method according to claim 3, wherein obtaining the fault analysis command sent by the host comprises:
and judging whether a fault analysis instruction sent by a host exists in a register of the eMMC, if so, acquiring the fault analysis instruction sent by the host, and if not, returning to the step of judging whether the fault analysis instruction sent by the host exists in the register of the eMMC.
6. An eMMC fault analysis device, comprising:
the firmware writing module is used for writing the fault analysis firmware into an SRAM of the eMMC;
the data sending module is used for obtaining analysis data corresponding to the eMMC through the fault analysis firmware and sending the analysis data to a host;
the writing of the failure analysis firmware onto the SRAM of the eMMC previously comprises:
judging whether the power-on initialization of the eMMC is normal or not, and if not, compiling to obtain fault analysis firmware corresponding to the eMMC;
the failure analysis firmware comprises boot firmware and command processing firmware data;
the writing of the failure analysis firmware onto the SRAM of the eMMC includes:
writing the boot firmware into an SRAM of the eMMC;
writing the command processing firmware data into an SRAM of the eMMC;
the obtaining analysis data corresponding to the eMMC through the fault analysis firmware includes:
and processing firmware data according to the command and operating the NandFlash by the boot firmware to obtain analysis data corresponding to the eMMC.
7. A computer readable storage medium having stored thereon a computer program, the computer program when executed by a processor implementing the steps in a method of eMMC fault analysis as claimed in any one of claims 1 to 5.
8. An electronic device comprising a memory, a processor, and a computer program stored on the memory and executable on the processor, wherein the processor implements the steps of a method of eMMC fault analysis as claimed in any one of claims 1 to 5 when executing the computer program.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210360728.XA CN114446381B (en) | 2022-04-07 | 2022-04-07 | eMMC fault analysis method, device, readable storage medium and electronic equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210360728.XA CN114446381B (en) | 2022-04-07 | 2022-04-07 | eMMC fault analysis method, device, readable storage medium and electronic equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114446381A CN114446381A (en) | 2022-05-06 |
| CN114446381B true CN114446381B (en) | 2022-07-15 |
Family
ID=81358909
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210360728.XA Active CN114446381B (en) | 2022-04-07 | 2022-04-07 | eMMC fault analysis method, device, readable storage medium and electronic equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114446381B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116820898B (en) * | 2023-08-31 | 2024-01-02 | 合肥康芯威存储技术有限公司 | Method and system for monitoring running state of eMMC and computer readable storage medium |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108615545A (en) * | 2016-12-09 | 2018-10-02 | 北京京存技术有限公司 | EMMC adjustment methods and EMMC |
| CN110289039A (en) * | 2018-03-19 | 2019-09-27 | 北京兆易创新科技股份有限公司 | A kind of adjustment method and device of eMMC |
| CN110673988A (en) * | 2019-08-05 | 2020-01-10 | 广州妙存科技有限公司 | eMMC debugging method independent of self-contained firmware |
| CN112445670A (en) * | 2019-08-27 | 2021-03-05 | 合肥格易集成电路有限公司 | eMMC test method and device |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI693518B (en) * | 2019-01-16 | 2020-05-11 | 慧榮科技股份有限公司 | Data storage devices and methods for firmware failure prevention |
| KR20210024763A (en) * | 2019-08-26 | 2021-03-08 | 에스케이하이닉스 주식회사 | Apparatus and method for handling firmware error in operation of memory system |
-
2022
- 2022-04-07 CN CN202210360728.XA patent/CN114446381B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108615545A (en) * | 2016-12-09 | 2018-10-02 | 北京京存技术有限公司 | EMMC adjustment methods and EMMC |
| CN110289039A (en) * | 2018-03-19 | 2019-09-27 | 北京兆易创新科技股份有限公司 | A kind of adjustment method and device of eMMC |
| CN110673988A (en) * | 2019-08-05 | 2020-01-10 | 广州妙存科技有限公司 | eMMC debugging method independent of self-contained firmware |
| CN112445670A (en) * | 2019-08-27 | 2021-03-05 | 合肥格易集成电路有限公司 | eMMC test method and device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114446381A (en) | 2022-05-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10504605B2 (en) | Method and system for testing firmware of solid-state storage device, and electronic apparatus | |
| US9262283B2 (en) | Method for reading kernel log upon kernel panic in operating system | |
| CN103186461B (en) | The store method of a kind of field data and restoration methods and relevant apparatus | |
| CN101853692B (en) | Controller with flash memory test function, and storage system and test method thereof | |
| CN105700999A (en) | Method and system for recording operation of processor | |
| CN114446381B (en) | eMMC fault analysis method, device, readable storage medium and electronic equipment | |
| CN115756984A (en) | Memory test method, device, equipment and storage medium | |
| CN101329647A (en) | Emulator of emulation in-chip FLASH | |
| CN113868174B (en) | Verification platform building method and device and storage medium | |
| CN112802530B (en) | NAND test method and device, readable storage medium and electronic equipment | |
| CN113032246A (en) | SSD (solid State disk) firmware operation method and device, readable storage medium and electronic equipment | |
| CN111858116A (en) | Information recording method, device, equipment and readable storage medium | |
| TWI791254B (en) | Memory system, method for controlling memory system, and host device | |
| US7353328B2 (en) | Memory testing | |
| US20130124925A1 (en) | Method and apparatus for checking a main memory of a processor | |
| US9990382B1 (en) | Secure erasure and repair of non-mechanical storage media | |
| CN107742080B (en) | Vulnerability mining method and device for virtualized environment | |
| CN107341423B (en) | Test method and test equipment for smart card and computer readable storage medium | |
| CN116881086B (en) | Method and device for monitoring memory during application running, computing equipment and storage medium | |
| CN110476153A (en) | The method and electronic equipment of access instruction SRAM | |
| CN112527657B (en) | Method and equipment for automatic pile insertion in unit test | |
| CN117037886A (en) | Performance test method and device of double-magnetic-arm hard disk, storage medium and electronic equipment | |
| CN116820849A (en) | Memory SPD read-write test method and device, electronic equipment and storage medium | |
| CN114281588A (en) | Data recovery method, device, equipment and medium | |
| CN115061861A (en) | Method, device, system, equipment and storage medium for simulating hard disk bad block |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |