CN112214959A - Pin position design method, system, terminal and storage medium - Google Patents
Pin position design method, system, terminal and storage medium Download PDFInfo
- Publication number
- CN112214959A CN112214959A CN202011109887.XA CN202011109887A CN112214959A CN 112214959 A CN112214959 A CN 112214959A CN 202011109887 A CN202011109887 A CN 202011109887A CN 112214959 A CN112214959 A CN 112214959A
- Authority
- CN
- China
- Prior art keywords
- pins
- pin
- adjusted
- arrangement mode
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000013461 design Methods 0.000 title claims abstract description 37
- 238000000034 method Methods 0.000 title claims abstract description 34
- 238000010586 diagram Methods 0.000 claims abstract description 36
- 238000012163 sequencing technique Methods 0.000 claims description 5
- 238000004590 computer program Methods 0.000 claims description 3
- 238000012986 modification Methods 0.000 abstract description 5
- 230000004048 modification Effects 0.000 abstract description 5
- 238000012790 confirmation Methods 0.000 abstract description 2
- 230000000007 visual effect Effects 0.000 abstract description 2
- 238000004891 communication Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 4
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 238000006467 substitution reaction Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 230000001133 acceleration Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 238000007670 refining Methods 0.000 description 1
- 238000012827 research and development Methods 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 230000003068 static effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/392—Floor-planning or layout, e.g. partitioning or placement
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Architecture (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention provides a pin position design method, a pin position design system, a terminal and a storage medium, wherein the pin position design method comprises the following steps: producing unique numbers for all pins of the chip in the schematic diagram; selecting a pin number set needing to be adjusted; selecting a pin arrangement mode; and generating a pin arrangement scheme according to the pin number in the pin number set and the arrangement mode. The invention is suitable for SYMBOL design of schematic diagrams with various categories and more PIN numbers, greatly reduces manual single signal placement errors and visual identification errors, avoids manual repeated confirmation and modification through simple design, increases speed, reduces errors and can be widely applied to the schematic diagram design.
Description
Technical Field
The invention relates to the technical field of circuit schematic diagram design, in particular to a pin position design method, a pin position design system, a pin position design terminal and a storage medium.
Background
Symbol drawn by Concept Tool is called as a schematic diagram, the schematic diagram is the basic of a circuit diagram, the whole circuit diagram is connected through a single schematic diagram, the correctness and the integrity of the single schematic diagram are ensured through drawing the single schematic diagram, and then EE grabs the single schematic diagram from a public database to draw a complete circuit diagram.
The design style of the schematic diagram is different because of different types or requirements of parts, and the situations of multiple PINs or complex placing modes are common, so that in the process of research and development of a server, whether the schematic diagram is drawn for the first time or the circuit design is modified to meet the requirements of customers, whether a mainboard or a small card, the situation that the design is changed after the customer reviews the circuit is often encountered, sometimes, not only the single schematic diagram is replaced, but also the situation that the design is changed because of the line-following problem and the characteristic requirements of electrical appliances during Layout is encountered. When the situation occurs, a single schematic diagram needs to be modified, so a method for quickly arranging the PINs of the schematic diagram in the Concept design is specially invented, and a method for ordering each PIN through a PIN NUMBER and generating a placing acceleration schematic diagram aiming at a required position is adopted.
In the Design of the Concept schematic diagram, each PIN foot is independently moved to a required position in the conventional mode, various parts in the server Design are at least two PIN feet and at most two or three hundred PIN feet, the PIN feet are generally distributed on the left side and the right side or on the four sides, most of the PIN feet are manually set by Printed Symbol Design part Design engineers, and each PIN is manually moved to the required position according to the requirements of manufacturers SPECC and EE.
When the design with more Pin PINs or more complex placing modes is met in the process of creating or modifying the schematic diagram, each Pin needs to be placed according to the requirement proposed by the EE, the time is long, the situation of manual placing errors can occur, and a hardware engineer needs to modify the Pin again through a part design engineer when finding the drawn circuit diagram, so that the time and labor are wasted, and the whole design time is increased.
Disclosure of Invention
In view of the above-mentioned deficiencies of the prior art, the present invention provides a pin location design method, system, terminal and storage medium to solve the above-mentioned technical problems.
In a first aspect, the present invention provides a pin position design method, including:
producing unique numbers for all pins of the chip in the schematic diagram;
selecting a pin number set needing to be adjusted;
selecting a pin arrangement mode;
and generating a pin arrangement scheme according to the pin number in the pin number set and the arrangement mode.
Further, the selecting the pin number set to be adjusted includes:
sequencing the pin numbers to obtain a number sequence;
designating a start number and an end number;
and generating a pin number set according to the starting number, the ending number and the number sequence.
Further, the arrangement mode comprises:
the two-side placing mode comprises the steps that all pins needing to be adjusted are evenly divided into two groups, and the two groups of pins are evenly arranged on the two sides of the chip respectively;
the four-side arrangement mode comprises the steps that all pins needing to be adjusted are averagely divided into four groups, and the two groups of pins are uniformly arranged to the four sides of the chip respectively;
and a remainder arrangement mode, wherein the remainder arrangement mode comprises the steps of sequentially arranging pins from the first position on the left side of the chip if the number of the pins to be adjusted is an odd number; and if the number of the pins needing to be adjusted is an even number, sequentially arranging the pins from the head of the right side of the chip.
In a second aspect, the present invention provides a pin position designing system, including:
the number generation unit is configured for generating unique numbers for all pins of the chip in the schematic diagram;
the target selection unit is configured for selecting a pin number set needing to be adjusted;
a mode selection unit configured to select a pin arrangement mode;
and the scheme generating unit is configured to generate a pin arrangement scheme according to the number of pins in the pin number set and the arrangement mode.
Further, the target selected cell includes:
the number sequencing module is configured to sequence the numbers of all the pins to obtain a number sequence;
a range specifying module configured to specify a start number and an end number;
and the set generation module is configured to generate a pin number set according to the starting number, the ending number and the number sequence.
Further, the arrangement mode comprises:
the two-side placing mode comprises the steps that all pins needing to be adjusted are evenly divided into two groups, and the two groups of pins are evenly arranged on the two sides of the chip respectively;
the four-side arrangement mode comprises the steps that all pins needing to be adjusted are averagely divided into four groups, and the two groups of pins are uniformly arranged to the four sides of the chip respectively;
and a remainder arrangement mode, wherein the remainder arrangement mode comprises the steps of sequentially arranging pins from the first position on the left side of the chip if the number of the pins to be adjusted is an odd number; and if the number of the pins needing to be adjusted is an even number, sequentially arranging the pins from the head of the right side of the chip.
In a third aspect, a terminal is provided, including:
a processor, a memory, wherein,
the memory is used for storing a computer program which,
the processor is used for calling and running the computer program from the memory so as to make the terminal execute the method of the terminal.
In a fourth aspect, a computer storage medium is provided having stored therein instructions that, when executed on a computer, cause the computer to perform the method of the above aspects.
The beneficial effect of the invention is that,
the PIN position design method, the PIN position design system, the PIN position design terminal and the PIN position storage medium are suitable for various and more PIN principles SYMBOL, greatly reduce manual root placement and macroscopic and transparent performance, avoid manual repeated confirmation and modification, increase speed reduction and can be widely used in the principle.
In addition, the invention has reliable design principle, simple structure and very wide application prospect.
Drawings
In order to more clearly illustrate the embodiments or technical solutions in the prior art of the present invention, the drawings used in the description of the embodiments or prior art will be briefly described below, and it is obvious for those skilled in the art that other drawings can be obtained based on these drawings without creative efforts.
FIG. 1 is a schematic flow diagram of a method of one embodiment of the invention.
FIG. 2 is a schematic block diagram of a system of one embodiment of the present invention.
Fig. 3 is a schematic structural diagram of a terminal according to an embodiment of the present invention.
Detailed Description
In order to make those skilled in the art better understand the technical solution of the present invention, the technical solution in the embodiment of the present invention will be clearly and completely described below with reference to the drawings in the embodiment of the present invention, and it is obvious that the described embodiment is only a part of the embodiment of the present invention, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
FIG. 1 is a schematic flow diagram of a method of one embodiment of the invention. The execution body of fig. 1 may be a pin location design system.
As shown in fig. 1, the method includes:
and 140, generating a pin arrangement scheme according to the pin number in the pin number set and the arrangement mode.
In order to facilitate understanding of the present invention, the pin location design method provided by the present invention is further described below with reference to the principle of the pin location design method of the present invention and the process of designing the pin location in the embodiments.
Specifically, the pin position design method includes:
(1) unique numbers such as 1, 2, 3, 4, etc. are produced for all pins of the chip in the schematic. And inputting the adjusting range A-B according to the PIN NUMBER of the PIN to be moved.
(2) The total number of pins, N, calculated from the adjustment ranges A to B "
N＝(B–A)+1
(3) Selecting a preliminary distribution mode: 1/2, 1/4, ODD/EVEN
Arranged according to the total number N calculated in step 2
1/2→(N)/2；
1/4→(N)/4；
ODD/EVEN→(N)/2+1
(4) The algorithm for the four-sided layout program 1/4 is as follows according to the 1/2 and ODD/EVEN layout for right and left in the previous step;
the user selects 1/2 as the arrangement mode, the original point is at the upper left, two sides are arranged, from the top down, the program automatically calculates the pins of the distribution schematic diagram (taking N as 22 as an example, (N)/2)
The user selects 1/4 to make an arrangement mode, where the origin is at the top left, the inverse clock is arranged at four sides, and one side has five pins, and the program automatically calculates the pins of the distribution schematic diagram (as shown in the figure) [ for example, N is 20, (N)/4]
The user selects ODD/EVEN as the arrangement mode, if the remainder of A divided by 2 is 1, which means that A is ODD number, the initial origin point is upper left, if the remainder of A divided by 2 is 0, the initial origin point is upper right, the two sides are arranged, the program automatically calculates the pin positions (as the figure) according to the ODD-EVEN distribution principle diagram [ taking N as 22 as an example, (N-2)/2+1]
And generating a pin arrangement scheme according to the selected arrangement mode and the pin number set (pin number range), and then refining and adjusting according to the requirements of hardware engineers.
As shown in fig. 2, the system 200 includes:
a number generation unit 210 configured to generate unique numbers for all pins of the chip in the schematic diagram;
a target selecting unit 220 configured to select a pin number set to be adjusted;
a pattern selection unit 230 configured to select a pin arrangement pattern;
the scheme generating unit 240 is configured to generate a pin arrangement scheme according to the number of pins in the pin number set and the arrangement manner.
Optionally, as an embodiment of the present invention, the target selecting unit includes:
the number sequencing module is configured to sequence the numbers of all the pins to obtain a number sequence;
a range specifying module configured to specify a start number and an end number;
and the set generation module is configured to generate a pin number set according to the starting number, the ending number and the number sequence.
Optionally, as an embodiment of the present invention, the arrangement manner includes:
the two-side placing mode comprises the steps that all pins needing to be adjusted are evenly divided into two groups, and the two groups of pins are evenly arranged on the two sides of the chip respectively;
the four-side arrangement mode comprises the steps that all pins needing to be adjusted are averagely divided into four groups, and the two groups of pins are uniformly arranged to the four sides of the chip respectively;
and a remainder arrangement mode, wherein the remainder arrangement mode comprises the steps of sequentially arranging pins from the first position on the left side of the chip if the number of the pins to be adjusted is an odd number; and if the number of the pins needing to be adjusted is an even number, sequentially arranging the pins from the head of the right side of the chip.
Fig. 3 is a schematic structural diagram of a terminal 300 according to an embodiment of the present invention, where the terminal 300 may be used to execute the pin location design method according to the embodiment of the present invention.
Among them, the terminal 300 may include: a processor 310, a memory 320, and a communication unit 330. The components communicate via one or more buses, and those skilled in the art will appreciate that the architecture of the servers shown in the figures is not intended to be limiting, and may be a bus architecture, a star architecture, a combination of more or less components than those shown, or a different arrangement of components.
The memory 320 may be used for storing instructions executed by the processor 310, and the memory 320 may be implemented by any type of volatile or non-volatile storage terminal or combination thereof, such as Static Random Access Memory (SRAM), electrically erasable programmable read-only memory (EEPROM), erasable programmable read-only memory (EPROM), programmable read-only memory (PROM), read-only memory (ROM), magnetic memory, flash memory, magnetic disk or optical disk. The executable instructions in memory 320, when executed by processor 310, enable terminal 300 to perform some or all of the steps in the method embodiments described below.
The processor 310 is a control center of the storage terminal, connects various parts of the entire electronic terminal using various interfaces and lines, and performs various functions of the electronic terminal and/or processes data by operating or executing software programs and/or modules stored in the memory 320 and calling data stored in the memory. The processor may be composed of an Integrated Circuit (IC), for example, a single packaged IC, or a plurality of packaged ICs connected with the same or different functions. For example, the processor 310 may include only a Central Processing Unit (CPU). In the embodiment of the present invention, the CPU may be a single operation core, or may include multiple operation cores.
A communication unit 330, configured to establish a communication channel so that the storage terminal can communicate with other terminals. And receiving user data sent by other terminals or sending the user data to other terminals.
The present invention also provides a computer storage medium, wherein the computer storage medium may store a program, and the program may include some or all of the steps in the embodiments provided by the present invention when executed. The storage medium may be a magnetic disk, an optical disk, a read-only memory (ROM) or a Random Access Memory (RAM).
Therefore, the present invention is applicable to SYMBOL with various and many PINs, which greatly reduces manual intervention, visual and transparent, eliminates manual repetition and modification, increases speed reduction, and can be widely applied to the principle.
Those skilled in the art will readily appreciate that the techniques of the embodiments of the present invention may be implemented as software plus a required general purpose hardware platform. Based on such understanding, the technical solutions in the embodiments of the present invention may be embodied in the form of a software product, where the computer software product is stored in a storage medium, such as a usb disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk, and the like, and the storage medium can store program codes, and includes instructions for enabling a computer terminal (which may be a personal computer, a server, or a second terminal, a network terminal, and the like) to perform all or part of the steps of the method in the embodiments of the present invention.
The same and similar parts in the various embodiments in this specification may be referred to each other. Especially, for the terminal embodiment, since it is basically similar to the method embodiment, the description is relatively simple, and the relevant points can be referred to the description in the method embodiment.
In the embodiments provided in the present invention, it should be understood that the disclosed system and method can be implemented in other ways. For example, the above-described system embodiments are merely illustrative, and for example, the division of the units is only one logical functional division, and other divisions may be realized in practice, for example, a plurality of units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, systems or units, and may be in an electrical, mechanical or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, functional units in the embodiments of the present invention may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit.
Although the present invention has been described in detail by referring to the drawings in connection with the preferred embodiments, the present invention is not limited thereto. Various equivalent modifications or substitutions can be made on the embodiments of the present invention by those skilled in the art without departing from the spirit and scope of the present invention, and these modifications or substitutions are within the scope of the present invention/any person skilled in the art can easily conceive of the changes or substitutions within the technical scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.
Claims (8)
1. A pin position design method is characterized by comprising the following steps:
producing unique numbers for all pins of the chip in the schematic diagram;
selecting a pin number set needing to be adjusted;
selecting a pin arrangement mode;
and generating a pin arrangement scheme according to the pin number in the pin number set and the arrangement mode.
2. The method of claim 1, wherein selecting the set of pin numbers that need to be adjusted comprises:
sequencing the pin numbers to obtain a number sequence;
designating a start number and an end number;
and generating a pin number set according to the starting number, the ending number and the number sequence.
3. The method of claim 1, wherein the arranging comprises:
the two-side placing mode comprises the steps that all pins needing to be adjusted are evenly divided into two groups, and the two groups of pins are evenly arranged on the two sides of the chip respectively;
the four-side arrangement mode comprises the steps that all pins needing to be adjusted are averagely divided into four groups, and the two groups of pins are uniformly arranged to the four sides of the chip respectively;
and a remainder arrangement mode, wherein the remainder arrangement mode comprises the steps of sequentially arranging pins from the first position on the left side of the chip if the number of the pins to be adjusted is an odd number; and if the number of the pins needing to be adjusted is an even number, sequentially arranging the pins from the head of the right side of the chip.
4. A pin site design system, comprising:
the number generation unit is configured for generating unique numbers for all pins of the chip in the schematic diagram;
the target selection unit is configured for selecting a pin number set needing to be adjusted;
a mode selection unit configured to select a pin arrangement mode;
and the scheme generating unit is configured to generate a pin arrangement scheme according to the number of pins in the pin number set and the arrangement mode.
5. The system of claim 4, wherein the target selected unit comprises:
the number sequencing module is configured to sequence the numbers of all the pins to obtain a number sequence;
a range specifying module configured to specify a start number and an end number;
and the set generation module is configured to generate a pin number set according to the starting number, the ending number and the number sequence.
6. The system of claim 4, wherein the arrangement comprises:
the two-side placing mode comprises the steps that all pins needing to be adjusted are evenly divided into two groups, and the two groups of pins are evenly arranged on the two sides of the chip respectively;
the four-side arrangement mode comprises the steps that all pins needing to be adjusted are averagely divided into four groups, and the two groups of pins are uniformly arranged to the four sides of the chip respectively;
and a remainder arrangement mode, wherein the remainder arrangement mode comprises the steps of sequentially arranging pins from the first position on the left side of the chip if the number of the pins to be adjusted is an odd number; and if the number of the pins needing to be adjusted is an even number, sequentially arranging the pins from the head of the right side of the chip.
7. A terminal, comprising:
a processor;
a memory for storing instructions for execution by the processor;
wherein the processor is configured to perform the method of any one of claims 1-3.
8. A computer-readable storage medium, in which a computer program is stored which, when being executed by a processor, carries out the method according to any one of claims 1-3.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011109887.XA CN112214959A (en) | 2020-10-16 | 2020-10-16 | Pin position design method, system, terminal and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011109887.XA CN112214959A (en) | 2020-10-16 | 2020-10-16 | Pin position design method, system, terminal and storage medium |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112214959A true CN112214959A (en) | 2021-01-12 |
Family
ID=74055551
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011109887.XA Withdrawn CN112214959A (en) | 2020-10-16 | 2020-10-16 | Pin position design method, system, terminal and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112214959A (en) |
-
2020
- 2020-10-16 CN CN202011109887.XA patent/CN112214959A/en not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2019148669A1 (en) | Method and apparatus for generating machine learning model, computer device, and storage medium | |
| CN109445690B (en) | RAID card performance optimization method, device, terminal and storage medium | |
| US20060259891A1 (en) | System and method of generating an auto-wiring script | |
| CN111475355B (en) | High-speed link signal integrity evaluation method, system, terminal and storage medium | |
| CN107741904A (en) | Test machine method of automatic configuration, device, equipment and storage medium | |
| JP4962285B2 (en) | CAD apparatus and CAD program | |
| CN115270687A (en) | Chip layout method, device, equipment and storage medium | |
| JPH1092938A (en) | Layout method, layout apparatus and database | |
| CN109241357A (en) | Chain structure model and its construction method, system and terminal device | |
| CN113221500A (en) | Chip routing layout automatic design method based on artificial intelligence algorithm | |
| CN111475106A (en) | RAID customization creating method, system, terminal and storage medium | |
| CN111858440A (en) | Distributed data parallel training system, method, terminal and storage medium | |
| CN110515690A (en) | Node layout's method and device, storage medium, electronic device | |
| CN110569038A (en) | Random verification parameter design method and device, computer equipment and storage medium | |
| CN112463195B (en) | Method, system, terminal and storage medium for cluster grouping online upgrade | |
| CN112003729B (en) | Heterogeneous cloud platform resource topology display method, system, terminal and storage medium | |
| CN112214959A (en) | Pin position design method, system, terminal and storage medium | |
| CN112003730A (en) | Method, system, terminal and storage medium for rapid cluster deployment | |
| CN108170963A (en) | The automation computational methods and device of solid-liquid rocket flight reappearance characteristic | |
| CN111047504A (en) | TLM microstructure for GPU sub-image processing based on SystemC | |
| CN115907207A (en) | Method, system, terminal and medium for predicting quotation interval in bidding process | |
| US7979814B1 (en) | Model implementation on GPU | |
| CN110175096B (en) | GPU (graphics processing Unit) pressurization test method, system, terminal and storage medium | |
| CN111259640B (en) | Dynamic list layout method based on text content | |
| CN111966286A (en) | Multi-data pool hierarchical migration method and system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WW01 | Invention patent application withdrawn after publication |
Application publication date: 20210112 |
|
| WW01 | Invention patent application withdrawn after publication |