CN112199712A - Data encryption and decryption method, system, equipment and storage medium - Google Patents
Data encryption and decryption method, system, equipment and storage medium Download PDFInfo
- Publication number
- CN112199712A CN112199712A CN202011210591.7A CN202011210591A CN112199712A CN 112199712 A CN112199712 A CN 112199712A CN 202011210591 A CN202011210591 A CN 202011210591A CN 112199712 A CN112199712 A CN 112199712A
- Authority
- CN
- China
- Prior art keywords
- data
- encryption
- decryption
- processing
- user
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 56
- 238000012545 processing Methods 0.000 claims abstract description 90
- 238000004590 computer program Methods 0.000 claims description 9
- 230000007547 defect Effects 0.000 abstract description 2
- 230000000875 corresponding effect Effects 0.000 description 23
- 230000008569 process Effects 0.000 description 13
- 238000012546 transfer Methods 0.000 description 13
- 230000005540 biological transmission Effects 0.000 description 7
- 238000004891 communication Methods 0.000 description 7
- 238000005516 engineering process Methods 0.000 description 6
- 230000009471 action Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/60—Protecting data
- G06F21/602—Providing cryptographic facilities or services
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Health & Medical Sciences (AREA)
- Bioethics (AREA)
- General Health & Medical Sciences (AREA)
- Computer Hardware Design (AREA)
- Computer Security & Cryptography (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Storage Device Security (AREA)
Abstract
The invention discloses a data encryption and decryption method, which comprises the following steps: receiving a data processing request; acquiring user data and a memory address; selecting a corresponding encryption and decryption algorithm according to the data processing request; processing the user data according to the encryption and decryption algorithm to obtain processed data; covering the user data corresponding to the memory address with the processing data; wherein, the data processing request is an encryption request or a decryption request. The data encryption and decryption method disclosed by the invention can improve the processing performance and solve the defects of long time consumption and poor performance caused by non-support of concurrency in the conventional encryption and decryption.
Description
Technical Field
The present invention relates to the field of information security technologies, and in particular, to a data encryption and decryption method, system, device, and storage medium.
Background
In a common application scenario, in order to ensure security, data encryption is performed by using an external hardware encryption device to perform encryption and decryption.
When a user requests a single encryption from an encryption device, it is necessary to send 2 requests. The encryption request sent in the 1 st time comprises a secret key ID, a memory address for storing user data, a data length, a buffer block ID in encryption equipment and the like, and when the encryption equipment is encrypted, encryption result data are stored in a memory buffer corresponding to the specified buffer block ID, and the host side is informed that the encryption is finished; and sending a request for reading the encryption result in the 2 nd time, and reading the encryption result data from the memory buffer corresponding to the same buffer block ID in the encryption equipment.
Similarly, when the user requests the encryption device for decryption, the user needs to send 2 requests.
This has several disadvantages: firstly, 2 times of requests need to be sent for single encryption and decryption, the process is long in time consumption, and the performance is poor; secondly, the memory of the encryption equipment is limited, so that the encryption and decryption result data cannot be temporarily stored, and large concurrent encryption and decryption cannot be supported; and, the user program needs to add control logic: allocating and releasing buffer block IDs in an encryption device must ensure that the same encrypted 2 requests use the same buffer block ID and that different encrypted and decrypted requests use different buffer block IDs.
Therefore, designing a data encryption and decryption method solves the problems that the existing encryption and decryption consumes long time and does not support concurrence to cause poor performance, and is a problem to be solved urgently by technical personnel in the field.
Disclosure of Invention
The technical problem to be solved by the invention is to provide a data encryption and decryption method, which can improve the processing performance and solve the defects of long time consumption and poor performance caused by non-support of concurrency in the existing encryption and decryption.
In order to achieve the purpose, the technical scheme of the invention is as follows:
a data encryption and decryption method is characterized by comprising the following steps:
receiving a data processing request;
acquiring user data and a memory address;
selecting a corresponding encryption and decryption algorithm according to the data processing request;
processing the user data according to the encryption and decryption algorithm to obtain processed data;
covering the user data corresponding to the memory address with the processing data;
wherein, the data processing request is an encryption request or a decryption request.
Preferably, before the processing the user data according to the encryption and decryption algorithm to obtain processed data, the method further includes:
and acquiring the user data through DMA.
Preferably, before the overwriting the user data corresponding to the memory address with the processing data, the method further includes:
and copying the processing data to the memory address through DMA.
Preferably, when the data processing request is an encryption request, the encryption and decryption algorithm is an encryption algorithm, the user data is user plaintext data, and the processing data is user ciphertext data.
Preferably, when the data processing request is a decryption request, the encryption and decryption algorithm is a decryption algorithm, the user data is user ciphertext data, and the processing data is user plaintext data.
Preferably, the obtaining of the user data and the memory address further includes obtaining a data length and a key ID of the user data.
Further, processing the user data according to the encryption and decryption algorithm to obtain processed data specifically includes processing the user data according to the encryption and decryption algorithm and according to the data length and the key ID to obtain processed data.
A data encryption and decryption system comprising:
the receiving module is used for receiving a data processing request;
the acquisition module acquires user data and a memory address;
the selection module is used for selecting a corresponding encryption and decryption algorithm according to the data processing request;
the processing module is used for processing the user data according to the encryption and decryption algorithm to obtain processed data;
the covering module is used for covering the user data corresponding to the memory address by the processing data;
wherein, the data processing request is an encryption request or a decryption request.
A data encryption/decryption apparatus comprising:
a memory for storing a computer program;
a processor for implementing the steps of the data encryption and decryption method according to any one of the above when the computer program is executed.
A computer-readable storage medium, in which a computer program is stored, which, when being executed by a processor, carries out the steps of the data encryption and decryption method according to any one of the preceding claims.
The data encryption and decryption method provided by the invention has the advantages that the memory address of the user data is obtained, the processed data is directly covered on the original user data of the memory address after the processed data is obtained according to the encryption and decryption algorithm. Compared with the prior art, the processing result is not temporarily stored in the memory of the encryption device after the encryption device finishes encryption and decryption, only one request needs to be sent, the limitation that the memory of the encryption device is usually small is avoided, and the concurrent number of the encryption and decryption performed by a user can be greatly increased. The data encryption and decryption system, the data encryption and decryption equipment and the computer storage medium solve the corresponding technical problems.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
FIG. 1 is a schematic flow chart illustrating an embodiment of a data encryption and decryption method according to an embodiment of the present invention;
FIG. 2 is a flowchart illustrating an embodiment of a data encryption/decryption method according to an embodiment of the present invention;
FIG. 3 is a schematic structural diagram of a data encryption and decryption system according to an embodiment of the present invention;
FIG. 4 is a schematic structural diagram of a data encryption and decryption device according to an embodiment of the present invention;
fig. 5 is a schematic structural diagram of a data encryption and decryption device according to an embodiment of the present invention.
Detailed Description
In order to make those skilled in the art better understand the technical solutions in the present application, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all of the embodiments.
All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
As shown in fig. 1, a data encryption and decryption method is characterized by comprising the following steps:
s1, receiving a data processing request;
s2, acquiring user data and a memory address;
s3, selecting a corresponding encryption and decryption algorithm according to the data processing request;
s4, processing the user data according to an encryption and decryption algorithm to obtain processed data;
s5, covering user data corresponding to the memory address with the processing data;
the data processing request is an encryption request or a decryption request.
Specifically, in step S1, a data processing request is generally initiated by the user, and the encryption device accepts the corresponding data processing request, enters a data accepting state, and receives the data processing request.
In step S2, first, a memory start address for storing the user data is transmitted to the encryption device, and the encryption device obtains a memory address corresponding to the user data that needs to be encrypted and decrypted.
In step S3, since the data processing request is classified as an encryption request or a decryption request, the encryption device controls the processing procedure by the encryption device firmware program according to the specific request type at this time, and the firmware program selects the corresponding encryption/decryption algorithm according to the request type.
In step S4, the encryption device firmware program performs encryption/decryption processing on the user data to obtain processed data.
In step S5, the encryption device firmware overwrites the original user data corresponding to the memory address of the original user data stored in the host with the processed data, thereby completing the whole data encryption/decryption process and result overwriting.
Meanwhile, it should be noted that the steps S1 and S2 may be reversed according to actual situations.
When steps S1 and S2 are performed in sequence, i.e., as mentioned above, the user data to be processed is specified in step S1, and when the user data to be processed is performed according to steps S2 to S1, the user data to be processed is specified in step S2, which is different from the wake-up time of the storage device storing the user data.
If step S1 is performed first, the wake-up time of the storage device is during step S1, and if step S2 is performed first, the wake-up time of the storage device is during step S2, and generally before the memory address of the user data is obtained.
In addition, according to different encryption and decryption algorithms, the user data and the memory address obtained in step S2 may also have different obtained information, for example, in a common encryption and decryption algorithm, it is necessary to obtain a data length of the data and a corresponding key ID, at this time, step S2 specifically obtains a memory start address for storing the user data and a corresponding data length and key ID, and of course, in other algorithms, there is a case where only the key ID or the data length is needed alone, the obtaining type of the specific information may be selected according to actual needs, and the encryption and decryption algorithm only needs to satisfy the functions of encrypting the user data and decrypting the user data correspondingly, and the specific algorithm is not described herein again.
In steps S3 to S5 of this embodiment, the firmware program of the encryption device is directly used to perform algorithm selection, encryption/decryption processing, and result coverage, and the result does not need to be stored in the memory of the encryption device, so that the sending of a request after the original result is temporarily stored is omitted, and the memory of the encryption device is not occupied.
Therefore, in the data encryption and decryption method provided in this embodiment, after the memory address of the user data is obtained and the processing data is obtained according to the encryption and decryption algorithm, the processing data directly covers the original user data of the memory address. Compared with the prior art, the processing result is not temporarily stored in the memory of the encryption device after the encryption device finishes encryption and decryption, only one request needs to be sent, the limitation that the memory of the encryption device is usually small is avoided, and the concurrent number of the encryption and decryption performed by a user can be greatly increased.
Preferably, as shown in fig. 2, before processing the user data according to the encryption and decryption algorithm in step S4 to obtain the processed data, the method further includes:
and S40, acquiring user data through the DMA.
Dma (direct Memory access), also known as direct Memory access, allows hardware devices of different speeds to communicate without relying on a large CPU interrupt load. Otherwise, the CPU needs to copy each piece of data from the source to the register and then write them back to the new place again. During this time, the CPU is unavailable for other tasks.
A DMA transfer copies data from one address space to another. When the CPU initiates this transfer, the transfer itself is performed and completed by the DMA controller. A typical example is to move a block of external memory to a faster memory area inside the chip. Operations such as this do not stall the processor's work, but may be rescheduled to process other work. Therefore, DMA transmission can effectively realize high-efficiency embedded system algorithm and network.
When the DMA transfer is realized, the DMA controller directly manages the bus, so that a bus control right transfer problem exists. That is, before the DMA transfer, the CPU gives the DMA controller the bus control, and after the DMA transfer is finished, the DMA controller immediately returns the bus control to the CPU. A complete DMA transfer process must go through 4 steps of DMA request, DMA response, DMA transfer, and DMA end, which is specifically as follows:
and a DMA request, wherein the CPU initializes the DMA controller and sends an operation command to the I/O interface, and the I/O interface makes the DMA request.
In response to the DMA, the DMA controller determines the priority and masks of the DMA request and issues a bus request to the bus arbitration logic. When the CPU finishes the current bus cycle, the bus control right can be released. At this point, the bus arbitration logic outputs a bus reply indicating that the DMA has responded, notifying the I/O interface via the DMA controller to begin a DMA transfer.
DMA transmission, after the DMA controller obtains the bus control right, the CPU immediately hangs up or only executes the internal operation, the DMA controller outputs a read-write command, and the RAM and the I/O interface are directly controlled to carry out DMA transmission.
Under the control of the DMA controller, data transfer is directly carried out between the memory and the external equipment, and the participation of a central processing unit is not needed in the transfer process. The start position and data length of the data to be transmitted are initially provided.
DMA is terminated, and when the specified bulk data transfer is completed, the DMA controller releases bus control and issues a termination signal to the I/O interface. When the I/O interface receives the end signal, on one hand, the I/O equipment stops working, on the other hand, an interrupt request is provided for the CPU, so that the CPU is released from a non-intrusive state, and a code for checking the correctness of the DMA transmission operation is executed. And finally, continuing to execute the original program with the operation result and the state of the current time.
Therefore, the DMA transmission mode does not need the direct control transmission of the CPU, does not have the processes of reserving a site and recovering the site like an interrupt processing mode, and opens up a direct data transmission path for the RAM and the I/O equipment through hardware, so that the efficiency of the CPU is greatly improved.
Step S40 is to directly obtain the user data in the memory by using the DMA technique, which does not need a CPU, that is, a central processing unit, and thus, the efficiency of obtaining the user data can be effectively improved, and the performance of the data encryption and decryption method of this embodiment is further improved.
Of course, step S40 may precede step S4, or may precede step S3 or even step S2, and the specific execution sequence may be selected or changed according to actual needs, which will not be described in detail herein.
Preferably, as shown in fig. 2, before overwriting the user data corresponding to the memory address with the processing data in step S5, the method further includes:
s50, copying the processed data to the memory address through the DMA.
Similar to the step S40, the step S50 directly copies the processed data to the memory address by using the DMA technique, and the efficiency of data copy processing can be effectively improved without using a CPU, that is, a central processing unit, thereby further improving the performance of the data encryption and decryption method of this embodiment.
However, unlike step S40, step S50, although the copy direction is intended to be a memory address, is itself copied as processed data after being processed by the encryption/decryption algorithm in step S4, and therefore the execution order thereof can be only after step S4.
Preferably, when the data processing request is an encryption request, the encryption and decryption algorithm is an encryption algorithm, the user data is user plaintext data, and the processing data is user ciphertext data.
When a user initiates an encryption request, a memory address for storing plaintext data of the user is transmitted to the encryption equipment, and an encryption process is controlled by an encryption equipment firmware program; the firmware program obtains the user data through the DMA, encrypts the user data, copies the encrypted result, namely the processing data, to the memory address of the host side for originally storing the user data through the DMA after encrypting the user data. Therefore, after the whole encryption is finished, the encrypted result ciphertext is stored in the memory address for originally storing the user data.
Preferably, when the data processing request is a decryption request, the encryption and decryption algorithm is a decryption algorithm, the user data is user ciphertext data, and the processing data is user plaintext data.
When a user initiates a decryption request, a memory address for storing user ciphertext data is transmitted to the encryption equipment, and the decryption process is controlled by an encryption equipment firmware program; the firmware program obtains the user data through the DMA, decrypts the user data, and copies a decryption result, namely processing data, to the memory address of the host side for originally storing the user data through the DMA. Therefore, after the whole decryption is finished, the plaintext of the decryption result is stored in the memory address for originally storing the user data.
Preferably, the obtaining of the user data and the memory address further includes obtaining a data length and a key ID of the user data.
In practical application, a specific encryption and decryption algorithm may be selected according to actual needs, and in this embodiment, the adopted encryption and decryption algorithm needs to obtain the data length and the key ID of the user data.
Further, processing the user data according to the encryption and decryption algorithm to obtain the processed data specifically includes processing the user data according to the encryption and decryption algorithm and according to the data length and the key ID to obtain the processed data.
For the above reasons, the encryption/decryption algorithm requires the data length of the user data and the key ID, and performs encryption/decryption processing on the user data based on both the data length and the key ID to obtain final processed data.
The present embodiment further provides a data encryption and decryption system, which has the corresponding effects of any data encryption and decryption method provided in the embodiments of the present application, as shown in fig. 3, including:
a receiving module 101, configured to receive a data processing request;
an obtaining module 102, configured to obtain user data and a memory address;
a selection module 103, configured to select a corresponding encryption/decryption algorithm according to the data processing request;
the processing module 104 is configured to process the user data according to an encryption and decryption algorithm to obtain processed data;
the covering module 105 is used for covering the user data corresponding to the memory address with the processing data;
the data processing request is an encryption request or a decryption request.
In another implementation manner of the data encryption and decryption system provided in this embodiment, the obtaining module 102 is further configured to obtain the user data through DMA.
Preferably, a copy module 106 is further included for copying the processed data to the memory address via DMA.
Specifically, when the data processing request is an encryption request, the encryption and decryption algorithm is an encryption algorithm, the user data is user plaintext data, and the processing data is user ciphertext data.
Specifically, when the data processing request is a decryption request, the encryption and decryption algorithm is a decryption algorithm, the user data is user ciphertext data, and the processing data is user plaintext data.
Preferably, the obtaining module 102 is further configured to obtain a data length and a key ID of the user data.
Further, the processing module 104 is configured to process the user data according to the encryption and decryption algorithm and according to the data length and the key ID to obtain processed data.
The embodiment of the application also provides data encryption and decryption equipment and a computer readable storage medium, which have the corresponding effects of any data encryption and decryption method provided by the embodiment of the application.
A data encryption and decryption apparatus, as shown in fig. 4, comprising:
a memory 201 for storing a computer program;
the processor 202 is configured to implement the steps of the data encryption and decryption method described in any of the above embodiments when executing the computer program.
Another data encryption and decryption device provided in the embodiment of the present application may further include: as shown in fig. 5, an input port 203 connected to the processor 202 for transmitting externally input commands to the processor 202; a display unit 204 connected to the processor 202, for displaying the processing result of the processor 202 to the outside; and the communication module 205 is connected with the processor 202 and is used for realizing the communication between the overlapping sub-sequence detection device and the outside world.
The display unit 204 may be a display panel, a laser scanning display, or the like; the communication method adopted by the communication module 205 includes, but is not limited to, mobile high definition link technology (HML), Universal Serial Bus (USB), High Definition Multimedia Interface (HDMI), and wireless connection: wireless fidelity technology (WiFi), bluetooth communication technology, bluetooth low energy communication technology, ieee802.11s based communication technology.
A computer-readable storage medium, in which a computer program is stored, which, when executed by a processor, implements the steps of any of the above data encryption and decryption methods.
Embodiments of the present application relate to computer-readable storage media that include Random Access Memory (RAM), memory, Read Only Memory (ROM), electrically programmable ROM, electrically erasable programmable ROM, registers, hard disk, a removable disk, a CD-ROM, or any other form of storage medium known in the art.
For a description of a relevant part in a data encryption and decryption system, a device and a computer readable storage medium provided in the embodiments of the present application, refer to a detailed description of a corresponding part in a data encryption and decryption method provided in the embodiments of the present application, and are not described herein again. In addition, parts of the above technical solutions provided in the embodiments of the present application, which are consistent with the implementation principles of corresponding technical solutions in the prior art, are not described in detail so as to avoid redundant description.
It is further noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.
The principles and embodiments of the present invention are explained herein using specific examples, which are presented only to assist in understanding the method and its core concepts. It should be noted that, for those skilled in the art, it is possible to make various improvements and modifications to the present invention without departing from the principle of the present invention, and those improvements and modifications also fall within the scope of the claims of the present invention.
Claims (10)
1. A data encryption and decryption method is characterized by comprising the following steps:
receiving a data processing request;
acquiring user data and a memory address;
selecting a corresponding encryption and decryption algorithm according to the data processing request;
processing the user data according to the encryption and decryption algorithm to obtain processed data;
covering the user data corresponding to the memory address with the processing data;
wherein, the data processing request is an encryption request or a decryption request.
2. The data encryption and decryption method of claim 1, wherein before said processing said user data according to said encryption and decryption algorithm to obtain processed data, further comprising:
and acquiring the user data through DMA.
3. The data encryption and decryption method according to claim 1, wherein before overwriting the user data corresponding to the memory address with the processing data, further comprising:
and copying the processing data to the memory address through DMA.
4. The data encryption and decryption method according to claim 1, wherein when the data processing request is an encryption request, the encryption and decryption algorithm is an encryption algorithm, the user data is user plaintext data, and the processing data is user ciphertext data.
5. The data encryption and decryption method according to claim 1, wherein when the data processing request is a decryption request, the encryption and decryption algorithm is a decryption algorithm, the user data is user ciphertext data, and the processing data is user plaintext data.
6. The data encryption and decryption method according to claim 1, wherein the obtaining of the user data and the memory address further comprises obtaining a data length and a key ID of the user data.
7. The data encryption and decryption method according to claim 6, wherein processing the user data according to the encryption and decryption algorithm to obtain the processed data is specifically processing the user data according to the data length and the key ID according to the encryption and decryption algorithm to obtain the processed data.
8. A data encryption/decryption system, comprising:
the receiving module is used for receiving a data processing request;
the acquisition module acquires user data and a memory address;
the selection module is used for selecting a corresponding encryption and decryption algorithm according to the data processing request;
the processing module is used for processing the user data according to the encryption and decryption algorithm to obtain processed data;
the covering module is used for covering the user data corresponding to the memory address by the processing data;
wherein, the data processing request is an encryption request or a decryption request.
9. A data encryption/decryption device, comprising:
a memory for storing a computer program;
a processor for implementing the steps of the data encryption and decryption method according to any one of claims 1 to 7 when executing the computer program.
10. A computer-readable storage medium, in which a computer program is stored, which, when being executed by a processor, carries out the steps of the data encryption and decryption method according to any one of claims 1 to 7.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011210591.7A CN112199712A (en) | 2020-11-03 | 2020-11-03 | Data encryption and decryption method, system, equipment and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011210591.7A CN112199712A (en) | 2020-11-03 | 2020-11-03 | Data encryption and decryption method, system, equipment and storage medium |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112199712A true CN112199712A (en) | 2021-01-08 |
Family
ID=74033013
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011210591.7A Pending CN112199712A (en) | 2020-11-03 | 2020-11-03 | Data encryption and decryption method, system, equipment and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112199712A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115348363A (en) * | 2022-08-15 | 2022-11-15 | 西安万像电子科技有限公司 | Encryption/decryption chip, method, equipment and medium based on state cryptographic algorithm |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104732164A (en) * | 2013-12-18 | 2015-06-24 | 国家计算机网络与信息安全管理中心 | Device and method both for accelerating SSL (Security Socket Layer) data processing speed |
| US20150371055A1 (en) * | 2014-06-19 | 2015-12-24 | Ju-hee Park | Host controller and system-on-chip |
| CN108197504A (en) * | 2017-12-28 | 2018-06-22 | 湖南国科微电子股份有限公司 | A kind of controlled data encrypting and deciphering system and method |
| CN108345806A (en) * | 2017-12-14 | 2018-07-31 | 武汉船舶通信研究所（中国船舶重工集团公司第七二二研究所） | A kind of hardware encryption card and encryption method |
| CN108449172A (en) * | 2017-01-31 | 2018-08-24 | 慧与发展有限责任合伙企业 | Input/output data is encrypted |
| CN108880806A (en) * | 2018-08-01 | 2018-11-23 | 深圳三角形科技有限公司 | Encryption and decryption method, chip and readable storage medium storing program for executing |
-
2020
- 2020-11-03 CN CN202011210591.7A patent/CN112199712A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104732164A (en) * | 2013-12-18 | 2015-06-24 | 国家计算机网络与信息安全管理中心 | Device and method both for accelerating SSL (Security Socket Layer) data processing speed |
| US20150371055A1 (en) * | 2014-06-19 | 2015-12-24 | Ju-hee Park | Host controller and system-on-chip |
| CN108449172A (en) * | 2017-01-31 | 2018-08-24 | 慧与发展有限责任合伙企业 | Input/output data is encrypted |
| CN108345806A (en) * | 2017-12-14 | 2018-07-31 | 武汉船舶通信研究所（中国船舶重工集团公司第七二二研究所） | A kind of hardware encryption card and encryption method |
| CN108197504A (en) * | 2017-12-28 | 2018-06-22 | 湖南国科微电子股份有限公司 | A kind of controlled data encrypting and deciphering system and method |
| CN108880806A (en) * | 2018-08-01 | 2018-11-23 | 深圳三角形科技有限公司 | Encryption and decryption method, chip and readable storage medium storing program for executing |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115348363A (en) * | 2022-08-15 | 2022-11-15 | 西安万像电子科技有限公司 | Encryption/decryption chip, method, equipment and medium based on state cryptographic algorithm |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8522041B2 (en) | System and method for efficiently performing a data encryption operation | |
| CN111090869B (en) | Data encryption method, processor and computer equipment | |
| JP4834362B2 (en) | Memory controller. | |
| JPH11327815A (en) | Communication control method/device and communication system | |
| CN112199712A (en) | Data encryption and decryption method, system, equipment and storage medium | |
| US10824578B2 (en) | Bitwise writing apparatus for system-on-chip system | |
| CN101154195B (en) | Code conversion apparatus, code conversion method, and computer product | |
| CN113449317A (en) | Method for encrypting data and control equipment | |
| CN107085900B (en) | Data processing method, device, system and POS terminal | |
| CN112257092B (en) | Data transmission control method, key management method, configuration method and related devices | |
| JP2013015990A (en) | Information processing system, information processing program and information processing method | |
| CN102110066A (en) | Tax-control encryption card control method | |
| US11269549B2 (en) | Storage device and command processing method | |
| CN111104363B (en) | FPGA cloud platform using method, device, equipment and medium | |
| JP4972994B2 (en) | Information processing apparatus, information processing method, and program | |
| KR100420555B1 (en) | Block encrypting device for fast session switching and method of operating the same | |
| JP4877249B2 (en) | Information processing system | |
| JP2007208696A (en) | Encryption processing circuit and printer | |
| KR20090059602A (en) | Encrypting device having session memory bus | |
| CN110045910A (en) | A kind of operating method of terminal, terminal and readable storage medium storing program for executing | |
| US7444642B2 (en) | Method for indicating completion status of asynchronous events | |
| JP7363344B2 (en) | Memory control device and control method | |
| US8380137B2 (en) | Circuit, process, and use of a memory for transmitting and/or receiving in a radio network | |
| US20150052356A1 (en) | Information processing apparatus and method | |
| JP6631370B2 (en) | Microcomputer and electronic control unit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20210108 |