CN110474819B - FC-ETH protocol conversion chip verification device and method based on packet counting - Google Patents
FC-ETH protocol conversion chip verification device and method based on packet counting Download PDFInfo
- Publication number
- CN110474819B CN110474819B CN201910631359.1A CN201910631359A CN110474819B CN 110474819 B CN110474819 B CN 110474819B CN 201910631359 A CN201910631359 A CN 201910631359A CN 110474819 B CN110474819 B CN 110474819B
- Authority
- CN
- China
- Prior art keywords
- protocol
- packet
- module
- conversion chip
- eth
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/08—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters
- H04L43/0805—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters by checking availability
- H04L43/0817—Monitoring or testing based on specific metrics, e.g. QoS, energy consumption or environmental parameters by checking availability by checking functioning
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/18—Protocol analysers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L43/00—Arrangements for monitoring or testing data switching networks
- H04L43/50—Testing arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
- H04L69/08—Protocols for interworking; Protocol conversion
Abstract
The invention provides a verification device and a verification method for an FC-ETH protocol conversion chip based on packet counting, which comprise a TX end, an RX end and a PRE-CALCULATE module, wherein after the TX end sends a source protocol standard packet to the protocol conversion chip, the protocol conversion chip receives the source protocol standard packet, analyzes and encapsulates the source protocol standard packet to generate a target protocol data packet, and sends the target protocol data packet to the RX end, the RX end receives the target protocol data packet, when the source protocol is the FC protocol, the target protocol corresponds to the ETH protocol, when the source protocol is the FC protocol, the ETH protocol corresponds to the FC protocol, and the PRE-CALCULATE module is connected with the TX end and the RX end and used for PRE-calculating the packet counting. The FC-ETH protocol conversion chip verification device and method based on packet counting verify the forwarding function of the FC protocol and ETH protocol conversion chip through the PRE-CALCULATE module, support the simultaneous verification of unidirectional forwarding and bidirectional forwarding, and provide convenience for testers to a greater extent.
Description
Technical Field
The invention belongs to the technical field of chip verification, and particularly relates to a verification device and a verification method for an FC-ETH protocol conversion chip.
Background
Currently, the interconnection of servers and storage devices usually adopts FC (fiber channel) protocol, and FC technology is a backbone network technology capable of providing high-speed data transmission for storage devices, IP data networks, audio streams and other applications. The chip for converting the protocol from the fc (fiber channel) protocol to the eth (ethernet) protocol has a wide application range and a powerful function, and the successful development of the chip will bring great convenience in many fields.
UVM logic simulation verification is an effective means for verifying the function of a protocol conversion chip, but the simulation speed is in direct proportion to the logic scale, when the scale of a digital circuit is large, the logic simulation time is increased, the verification period of the whole project is lengthened, the lead period of the whole project is limited, and meanwhile, the UVM logic simulation is mostly a supplementary test considering that certain difference still exists between a UVM logic simulation experiment and an actual application scene.
In addition, in the prior art, a mode based on an FPGA is usually adopted for function verification, and the existing thought is to verify the function of a forwarding chip by counting and comparing packet counts at the transmitting end and the receiving end, and when the function of a protocol conversion chip is verified, it is impossible to directly compare whether the packet counts are equal to judge whether the protocol conversion function is normal. Or the correctness of the protocol conversion cannot be determined by checking the CRC check bits alone, since there may be cases where the entire packet is lost. Or a single protocol forwarding function verification scheme such as a scheme of performing accumulation counting on the packet itself is not suitable for the function verification of the protocol conversion chip. In the test, the effective load payload of the sending end and the receiving end can be considered to be checked for manual comparison, but the test is time-consuming and labor-consuming and does not support the test of the line rate.
Considering that in the process of converting the FC protocol and the ETH protocol, the length of the data packets supported by different protocols is different due to protocol conversion during the transmission process of the data packets, and at this time, the number of the data packets is liable to change, and it is desired to compare whether the number of the data packets at the receiving end and the sending end conforms to the protocol conversion rule, and only by analyzing the conversion rule between different protocols by a tester, the change of the number of the packets before and after protocol conversion is calculated, and further, the number of the data packets is compared whether to be correct, which consumes a large amount of human resources, and considering that the number of the packets sent in a test scene is large, the real-time verification of the line.
Disclosure of Invention
In view of the above, the present invention is directed to a device and a method for verifying an FC-ETH protocol conversion chip based on packet counting, so as to solve the problems of great waste of human resources, error proneness, and inability of performing line rate verification due to the fact that the conventional forwarding chip function verification device only depends on manual comparison verification of packet counting.
In order to achieve the purpose, the technical scheme of the invention is realized as follows:
the FC-ETH protocol conversion chip verification device based on the packet count comprises a TX end, an RX end and a PRE-CALCULATE module, wherein the TX end sends a source protocol standard packet to the protocol conversion chip, the protocol conversion chip receives the source protocol standard packet, analyzes and encapsulates the source protocol standard packet to generate a target protocol data packet, the RX end receives the target protocol data packet, the target protocol corresponds to an ETH protocol when the source protocol is an FC protocol, the ETH protocol corresponds to an FC protocol when the source protocol is an FC protocol, and the PRE-CALCULATE module is connected with the TX end and the RX end and used for PRE-calculating the packet count.
Further, the TX end includes a PAYLOAD _ GEN module, a PKT _ GEN module, and a TX _ PKT _ CNT module, which are connected in sequence, where the PAYLOAD _ GEN module is configured to generate a PAYLOAD in the source protocol packet, the PKT _ GEN module is configured to encapsulate the PAYLOAD into a source protocol standard packet, and the TX _ PKT _ CNT module is configured to calculate the number of the source protocol standard packets.
Further, the RX end includes an RX _ PKT _ CNT module, a PKT _ GET module, and a PAYLOAD _ GET module that are connected in sequence, where the RX _ PKT _ CNT module is used to calculate the number of the target protocol data packets, the PKT _ GET module is used to analyze the target protocol data packets, and the PAYLOAD _ GET module is used to obtain PAYLOAD in the target protocol data packets.
Further, the PRE-calibration module includes a packet counting unit, configured to generate a packet counting result and verify a function of the protocol conversion chip.
A verification method of an FC-ETH protocol conversion chip based on packet counting by applying the verification device comprises the following steps:
step 1: the TX end generates an effective load payload, encapsulates the effective load payload into a source protocol standard packet and sends the source protocol standard packet to a protocol conversion chip;
step 2: the protocol conversion chip receives the source protocol standard packet, analyzes and packages the source protocol standard packet to generate a target protocol data packet;
and step 3: and the RX end receives the target protocol data packet and analyzes the target protocol data packet to generate a payload.
And 4, step 4: comparing the length TX _ P _ L of a source protocol standard packet with the maximum packet length RX _ MAX _ L of a receiving end through the PRE-CALCULATE module, and outputting a PRE-calculation packet counting result Pre _ C _ Cnt;
and 5: and (4) comparing the pre-calculation packet counting result in the step (4) with the number of the target protocol data packets, wherein if the pre-calculation packet counting result is equal to the number of the target protocol data packets, the performance of the protocol conversion chip is good, and otherwise, the performance is lost.
Further, the step 1 further includes recording the number of source protocol standard packets by the TX _ PKT _ CNT module.
Further, the step 3 further includes recording, by the RX _ PKT _ CNT module, the number of target protocol packets received by the RX end.
Further, in step 1, the PAYLOAD _ GEN module generates a PAYLOAD in a source protocol packet, and encapsulates the source protocol standard packet through the PKT _ GEN module.
Further, in step 3, the PKT _ GET module parses the target protocol data packet, and obtains the PAYLOAD in the target protocol data packet through the PAYLOAD _ GET module.
Further, the step 4 comprises: comparing TX _ P _ L and RX _ MAX _ L, when TX _ P _ L > RX _ MAX _ L, Pre-calculated packet count Pre _ C _ Cnt is equal to (TX _ P _ L/RX _ MAX _ L) + X, X is equal to or larger than 1, when TX _ P _ L is equal to or smaller than RX _ MAX _ L, Pre-calculated packet count Pre _ C _ Cnt is equal to GEN _ Cnt, wherein GEN _ Cnt is the number of source protocol standard packets.
Compared with the prior art, the FC-ETH protocol conversion chip verification device and method based on packet counting have the following advantages: the invention comprises a PRE-CALCULATE module, records the counting of a transmitting end and a receiving end by extracting protocol information of the transmitting end and the receiving end, analyzes the PAYLOAD characteristic, compares the received actual counting value with the counting value obtained by a PRE-calculation module so as to verify the protocol forwarding function, and supports the simultaneous verification of the unidirectional protocol forwarding and the bidirectional protocol forwarding.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this specification, illustrate an embodiment of the invention and, together with the description, serve to explain the invention and not to limit the invention. In the drawings:
fig. 1 is a schematic structural diagram of a verification apparatus when a TX end is an FC protocol device and an RX end is an ETH protocol device according to an embodiment of the present invention;
FIG. 2 is a flow chart of a verification method according to an embodiment of the present invention;
FIG. 3 is a flowchart illustrating an algorithm of the PRE-CALCULATE module according to an embodiment of the present invention;
fig. 4 is a schematic structural diagram of a verification apparatus when a TX end is an ETH protocol device and an RX end is an FC protocol device according to the embodiment of the present invention;
fig. 5 is a schematic structural diagram of a verification apparatus for simultaneously verifying an ETH protocol to an FC protocol and an FC protocol to an ETH protocol according to an embodiment of the present invention.
Detailed Description
It should be noted that the embodiments and features of the embodiments may be combined with each other without conflict.
The invention will be described in detail below with reference to the following examples with reference to the attached drawings:
a verification device of an FC-ETH protocol conversion chip based on packet counting comprises a TX end, an RX end and a PRE-CALCULATE module, wherein the TX end sends a source protocol standard packet to the protocol conversion chip, the protocol conversion chip receives the source protocol standard packet, analyzes and encapsulates the source protocol standard packet to generate a target protocol data packet, the RX end receives the target protocol data packet, the target protocol corresponds to an ETH protocol when the source protocol is an FC protocol, the ETH protocol corresponds to an FC protocol when the source protocol is an FC protocol, and the PRE-CALCULATE module is connected with the TX end and the RX end and used for PRE-calculating packet counting.
The TX end comprises a PAYLLOAD _ GEN module, a PKT _ GEN module and a TX _ PKT _ CNT module which are connected in sequence, wherein the PAYLLOAD _ GEN module is used for generating PAYLOAD in the source protocol packet, the PKT _ GEN module is used for packaging the PAYLOAD into a source protocol standard packet, and the TX _ PKT _ CNT module is used for calculating the number of the source protocol standard packets.
The RX end includes an RX _ PKT _ CNT module, a PKT _ GET module, and a PAYLOAD _ GET module that are connected in sequence, where the RX _ PKT _ CNT module is used to calculate the number of the target protocol data packets, the PKT _ GET module is used to analyze the target protocol data packets, and the PAYLOAD _ GET module is used to obtain PAYLOAD in the target protocol data packets.
The PRE-CALCULATITE module comprises a packet counting unit and is used for generating a packet counting result and verifying the function of the protocol conversion chip.
As shown in FIG. 2, the present invention also provides a packet counting based FC-ETH protocol conversion chip verification method using the verification device, comprising
Step 1: the TX end generates an effective load payload, encapsulates the effective load payload into a source protocol standard packet and sends the source protocol standard packet to a protocol conversion chip;
step 2: the protocol conversion chip receives the source protocol standard packet, analyzes and packages the source protocol standard packet to generate a target protocol data packet;
and step 3: and the RX end receives the target protocol data packet and analyzes the target protocol data packet to generate a payload.
And 4, step 4: comparing the length TX _ P _ L of a source protocol standard packet with the maximum packet length RX _ MAX _ L of a receiving end through the PRE-CALCULATE module, and outputting a PRE-calculation packet counting result Pre _ C _ Cnt;
and 5: and (4) comparing the pre-calculation packet counting result in the step (4) with the number of the target protocol data packets, wherein if the pre-calculation packet counting result is equal to the number of the target protocol data packets, the performance of the protocol conversion chip is good, and otherwise, the performance is lost.
The step 1 further comprises recording the number of source protocol standard packets through the TX _ PKT _ CNT module.
The step 3 further includes recording, by the RX _ PKT _ CNT module, the number of target protocol packets received by the RX end.
In the step 1, the PAYLOAD _ GEN module generates PAYLOAD in a source protocol packet, and encapsulates the source protocol standard packet through the PKT _ GEN module.
In the step 3, the PKT _ GET module analyzes the target protocol data packet, and obtains the PAYLOAD in the target protocol data packet through the PAYLOAD _ GET module.
Preferably, the step 4 comprises: comparing TX _ P _ L and RX _ MAX _ L, when TX _ P _ L > RX _ MAX _ L, Pre-calculated packet count Pre _ C _ Cnt is equal to (TX _ P _ L/RX _ MAX _ L) + X, X is equal to or larger than 1, when TX _ P _ L is equal to or smaller than RX _ MAX _ L, Pre-calculated packet count Pre _ C _ Cnt is equal to GEN _ Cnt, wherein GEN _ Cnt is the number of source protocol standard packets.
As shown in fig. 1, in the case that the TX end is an FC protocol device, and the RX end is an ETH protocol device, the protocol conversion chip is a DUT module in the drawing, where the TX end includes a PAYLOAD _ GEN module, a PKT _ GEN module, and a TX _ PKT _ CNT module, the PAYLOAD _ GEN module is used to generate a PAYLOAD in an FC protocol packet, the PKT _ GEN module is used to encapsulate an FC protocol standard packet, and the TX _ PKT _ CNT module is used to calculate the number of packets sent by the TX end.
The DUT module comprises a Parser unit, a DE-Parser unit, a PKT _ Segment unit and a Head _ Maper unit, wherein the DUT module receives an FC protocol standard packet, analyzes the FC protocol standard packet through the Parser unit, extracts a payload in the received standard packet, judges whether the packet needs to be divided through the PKT _ Segment unit, reads a target protocol encapsulation packet rule through the Head _ Maper unit, encapsulates the target protocol encapsulation packet rule through the DE-Parser unit, generates an ETH protocol data packet and routes the ETH protocol data packet to a Port of the RX end.
The RX end comprises a PAYLOAD _ GET module, a PKT _ GET module and an RX _ PKT _ CNT module, wherein the RX _ PKT _ CNT module is used for calculating the number of received packets, the PKT _ GET module is used for analyzing an ETH protocol data packet, and the PAYLOAD _ GET module obtains a PAYLOAD in the ETH protocol data packet.
After the protocol conversion chip completes the protocol conversion, considering that the maximum number of bytes supported by different protocol data packets is different, and the packet count of the receiving end and the sending end is not in a 1:1 relationship, in the device, the payload is segmented by the PKT _ Segment module, the standard FC format data packet supports 2112 bytes at most, and the standard ETH format packet supports 1472 bytes at most, so that real-time packet cutting processing needs to be performed according to the PCIE format data packet, and the part which is less than 1472 bytes can be split according to a specific unpacking rule, so that the PRE-call module needs to complete comparison of the packet counts at the receiving end and the sending end.
The PRE-calculation module includes a packet counting unit, where the packet counting unit is configured to determine sizes of the TX end transmission packet length TX _ P _ L and the RX end reception maximum packet length RX _ MAX _ L, and determine a PRE-calculation packet count: when TX _ P _ L > RX _ MAX _ L, the Pre-calculated packet count Pre _ C _ Cnt is (TX _ P _ L/RX _ MAX _ L) + X, X is greater than or equal to 1, and when TX _ P _ L is less than or equal to RX _ MAX _ L, the Pre-calculated packet count Pre _ C _ Cnt is GEN _ Cnt, where GEN _ Cnt is the TX-side packet count, and in general, the portion exceeding the maximum packet length received by RX-side is directly encapsulated into 1 packet, and the value of X is 1 at this time, but considering the unpacking rule of the fraction remainder portion may be split into a length of 2 raised to an integer power, or adopting the unpacking rule applicable to a specific scenario, where X is greater than or equal to 1, the Pre-call block algorithm flowchart is as shown in fig. 3.
The PRE-CALCULATE module is provided with four inputs, a TX-end protocol information PKT _ GEN-FC protocol, a TX _ P _ L protocol, a sending-end packet count TX _ PKT _ CNT, an RX-end packet count RX _ PKT _ CNT and an RX-end protocol information PKT _ GET-ETH protocol are respectively extracted, the result of PRE-calculation packet count of the PRE-CALCULATE module operation rule is compared with the RX-end packet count, and if the two values are equal, the protocol conversion chip is indicated to have no abnormity in the packet level function, and verification is completed.
As shown in fig. 4, in the case where the TX end is an ETH protocol device and the RX end is an FC protocol device, because the payload length of the ETH can be directly encapsulated as a single packet in the FC format, the case where the packet in the FC format is converted into a split packet in the ETH format does not occur, but considering that packet counts may not be in a one-to-one correspondence relationship in some special scenarios, the packet number calculation module is still reserved, and in general, the packet count of the ETH sending device should be equal to the packet count value of the FC receiving device.
The verification device of the present invention also supports two-way simultaneous data packet transmission and verification, as shown in fig. 5, can simultaneously verify an ETH protocol to FC protocol and an FC protocol to ETH protocol, and combine the TX end and the RX end, in which case the two endpoint devices need to simultaneously assume the functions of the transmitting device and the verifying device.
The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the invention, and any modifications, equivalents, improvements and the like that fall within the spirit and principle of the present invention are intended to be included therein.
Claims (10)
1. FC-ETH protocol conversion chip verifying attachment based on packet count, its characterized in that: the system comprises a TX end, an RX end and a PRE-CALCULATE module, wherein the TX end sends a source protocol standard packet to a protocol conversion chip, the protocol conversion chip receives the source protocol standard packet for analysis and encapsulation to generate a target protocol data packet, the RX end receives the target protocol data packet, when the source protocol is an FC protocol, the target protocol corresponds to an ETH protocol, when the source protocol is an ETH protocol, the target protocol corresponds to an FC protocol, the PRE-CALCULATE module is connected with the TX end and the RX end and used for PRE-calculating packet count and verifying protocol forwarding function by extracting protocol information at the two ends of the TX end and the RX end, recording the count of the transmitting end and the receiving end, analyzing PAYLOAD characteristics and comparing the actual packet count value received by the RX end with the packet count value PRE-calculated by the PRE-CALCULATE module; if the actual packet count value received by the RX end is consistent with the packet count value PRE-calculated by the PRE-calculation module, it indicates that the protocol conversion chip has no abnormal function at the packet level.
2. The FC-ETH protocol conversion chip authentication device based on packet counting of claim 1, wherein: the TX end comprises a PAYLLOAD _ GEN module, a PKT _ GEN module and a TX _ PKT _ CNT module which are connected in sequence, wherein the PAYLLOAD _ GEN module is used for generating PAYLOAD in the source protocol standard packet, the PKT _ GEN module is used for packaging the PAYLOAD into the source protocol standard packet, and the TX _ PKT _ CNT module is used for calculating the number of the source protocol standard packets.
3. The FC-ETH protocol conversion chip authentication device based on packet counting of claim 1, wherein: the RX end includes an RX _ PKT _ CNT module, a PKT _ GET module, and a PAYLOAD _ GET module that are connected in sequence, where the RX _ PKT _ CNT module is used to calculate the number of the target protocol data packets, the PKT _ GET module is used to analyze the target protocol data packets, and the PAYLOAD _ GET module is used to obtain PAYLOAD in the target protocol data packets.
4. The FC-ETH protocol conversion chip authentication device based on packet counting of claim 1, wherein: the PRE-CALCULATITE module comprises a packet counting unit and is used for generating a packet counting result and verifying the function of the protocol conversion chip.
5. The FC-ETH protocol conversion chip verification method based on packet counting applying the verification device according to any one of claims 1-4, characterized in that: comprises that
Step 1: the TX end generates an effective load payload, encapsulates the effective load payload into a source protocol standard packet and sends the source protocol standard packet to a protocol conversion chip;
step 2: the protocol conversion chip receives the source protocol standard packet, analyzes and packages the source protocol standard packet to generate a target protocol data packet;
and step 3: the RX end receives the target protocol data packet and analyzes the target protocol data packet to generate an effective load payload;
and 4, step 4: comparing the length TX _ P _ L of a source protocol standard packet with the maximum packet length RX _ MAX _ L of a receiving end through the PRE-CALCULATE module, and outputting a PRE-calculation packet counting result Pre _ C _ Cnt;
and 5: and (4) comparing the pre-calculation packet counting result in the step (4) with the number of the target protocol data packets, wherein if the pre-calculation packet counting result is equal to the number of the target protocol data packets, the performance of the protocol conversion chip is good, and otherwise, the performance is lost.
6. The FC-ETH protocol conversion chip verification method based on packet counting of claim 5, wherein: the step 1 further comprises recording the number of source protocol standard packets through the TX _ PKT _ CNT module.
7. The FC-ETH protocol conversion chip verification method based on packet counting of claim 5, wherein: the step 3 further includes recording, by the RX _ PKT _ CNT module, the number of target protocol packets received by the RX end.
8. The FC-ETH protocol conversion chip verification method based on packet counting of claim 5, wherein: in the step 1, the PAYLOAD _ GEN module generates PAYLOAD in a source protocol standard packet, and encapsulates the source protocol standard packet through the PKT _ GEN module.
9. The FC-ETH protocol conversion chip verification method based on packet counting of claim 5, wherein: in the step 3, the PKT _ GET module analyzes the target protocol data packet, and obtains the PAYLOAD in the target protocol data packet through the PAYLOAD _ GET module.
10. The FC-ETH protocol conversion chip verification method based on packet counting of claim 5, wherein: the step 4 comprises the following steps: comparing TX _ P _ L and RX _ MAX _ L, when TX _ P _ L > RX _ MAX _ L, Pre-calculating packet count Pre _ C _ Cnt = (TX _ P _ L/RX _ MAX _ L) + X, X ≧ 1, when TX _ P _ L is ≦ RX _ MAX _ L, Pre-calculating packet count Pre _ C _ Cnt = GEN _ Cnt, where GEN _ Cnt is the number of source protocol standard packets.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910631359.1A CN110474819B (en) | 2019-07-12 | 2019-07-12 | FC-ETH protocol conversion chip verification device and method based on packet counting |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910631359.1A CN110474819B (en) | 2019-07-12 | 2019-07-12 | FC-ETH protocol conversion chip verification device and method based on packet counting |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN110474819A CN110474819A (en) | 2019-11-19 |
| CN110474819B true CN110474819B (en) | 2021-04-02 |
Family
ID=68509510
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910631359.1A Active CN110474819B (en) | 2019-07-12 | 2019-07-12 | FC-ETH protocol conversion chip verification device and method based on packet counting |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN110474819B (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2002087124A1 (en) * | 2001-04-24 | 2002-10-31 | Crossroads Systems, Inc. | Network analyzer/sniffer with multiple protocol capabilities |
| CN101605071A (en) * | 2009-07-02 | 2009-12-16 | 中兴通讯股份有限公司南京分公司 | A kind of verification method of transport protocol chip and device |
| CN101800671A (en) * | 2010-02-08 | 2010-08-11 | 同济大学 | Method for detecting packet loss of H.264 video file |
| CN103763159A (en) * | 2014-02-13 | 2014-04-30 | 公安部沈阳消防研究所 | Testing system and method for consistency of communication protocol of transmission device |
| CN104065536A (en) * | 2014-07-02 | 2014-09-24 | 浪潮集团有限公司 | Ethernet switch FPGA verification method based on UVM verification method |
| US9813427B2 (en) * | 2007-08-10 | 2017-11-07 | Lg Electronics Inc. | Method for detecting security error in mobile telecommunications system and device of mobile telecommunications |
| CN107944151A (en) * | 2017-11-28 | 2018-04-20 | 郑州云海信息技术有限公司 | The link-layer authentication platform and method of excitation and simulation result are preserved using binary system |
| CN109802864A (en) * | 2017-11-16 | 2019-05-24 | 中兴通讯股份有限公司 | Chip design and verification method, device and chip tester |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9667753B2 (en) * | 2014-06-04 | 2017-05-30 | Dell Products L.P. | Fibre channel gateway system |
-
2019
- 2019-07-12 CN CN201910631359.1A patent/CN110474819B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2002087124A1 (en) * | 2001-04-24 | 2002-10-31 | Crossroads Systems, Inc. | Network analyzer/sniffer with multiple protocol capabilities |
| US9813427B2 (en) * | 2007-08-10 | 2017-11-07 | Lg Electronics Inc. | Method for detecting security error in mobile telecommunications system and device of mobile telecommunications |
| CN101605071A (en) * | 2009-07-02 | 2009-12-16 | 中兴通讯股份有限公司南京分公司 | A kind of verification method of transport protocol chip and device |
| CN101800671A (en) * | 2010-02-08 | 2010-08-11 | 同济大学 | Method for detecting packet loss of H.264 video file |
| CN103763159A (en) * | 2014-02-13 | 2014-04-30 | 公安部沈阳消防研究所 | Testing system and method for consistency of communication protocol of transmission device |
| CN104065536A (en) * | 2014-07-02 | 2014-09-24 | 浪潮集团有限公司 | Ethernet switch FPGA verification method based on UVM verification method |
| CN109802864A (en) * | 2017-11-16 | 2019-05-24 | 中兴通讯股份有限公司 | Chip design and verification method, device and chip tester |
| CN107944151A (en) * | 2017-11-28 | 2018-04-20 | 郑州云海信息技术有限公司 | The link-layer authentication platform and method of excitation and simulation result are preserved using binary system |
Non-Patent Citations (1)
| Title |
|---|
| FC和万兆以太网桥接及相关IP核设计;吴超豪;《中国优秀硕士学位论文全文数据库》;20160815;56-71 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN110474819A (en) | 2019-11-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102413018B (en) | FPGA (field programmable gate array) based software-hardware coordinated network test system and method | |
| CN111064545B (en) | Device and method for realizing private network ground inspection with SPW interface based on FPGA | |
| CN105827476A (en) | High-speed PING implementation method and PING testing method | |
| CN110620637B (en) | Data decompression device and method based on FPGA | |
| CN110138635B (en) | Protocol conversion function verification device and method supporting FC and Ethernet | |
| CN113676386B (en) | FC-AE-1553 bus protocol message communication system | |
| CN110474819B (en) | FC-ETH protocol conversion chip verification device and method based on packet counting | |
| CN110248379A (en) | The performance test methods and device of base station in WLAN | |
| CN110149242B (en) | Protocol conversion function verification device and method supporting SRIO and Ethernet | |
| CN110191028B (en) | Testing device, system and method of interconnection equipment capable of being defined by software | |
| CN117041370A (en) | Communication method and system | |
| CN116405420A (en) | Network tester, network testing system and network testing method | |
| CN111314242B (en) | Multi-channel supporting packet cache scheduling simulation verification method and system | |
| CN110535789B (en) | SRIO-ETH protocol conversion chip verification device and method | |
| CN113765721A (en) | Ethernet remote configuration device based on FPGA | |
| WO2017045486A1 (en) | Method, apparatus and system for wireless data transmission | |
| CN112653536B (en) | FPGA-based SpaceFibre satellite-borne network node testing system and method | |
| CN117014967A (en) | Mobile communication system, method and user plane node | |
| CN116996590B (en) | Ethernet speed reducer of FPGA prototype verification platform and data transmission method | |
| CN103595632A (en) | Rate-adjustable user-defined multi-message sending system and realizing method thereof | |
| CN112637075A (en) | UDP/IP protocol stack implementation method based on FPGA and FPGA chip | |
| EP1758306A1 (en) | The method and the device for transmitting the control signal of the resilient packet ring media access control | |
| Narapureddy et al. | Design and implementation of fiber channel based high speed serial transmitter for data protocol on FPGA | |
| Yi et al. | Design and fpga implementation of ten gigabit ethernet mac controller | |
| CN116232442B (en) | Communication method, device and storage medium based on TCP/IP protocol and CCSDS protocol |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |