CN109933292B - Memory command processing method, terminal and storage medium - Google Patents
Memory command processing method, terminal and storage medium Download PDFInfo
- Publication number
- CN109933292B CN109933292B CN201910217114.4A CN201910217114A CN109933292B CN 109933292 B CN109933292 B CN 109933292B CN 201910217114 A CN201910217114 A CN 201910217114A CN 109933292 B CN109933292 B CN 109933292B
- Authority
- CN
- China
- Prior art keywords
- emmc
- command
- memory
- time information
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention provides a memory command processing method, a terminal and a storage medium, wherein the memory command processing method is applied to the terminal, the terminal comprises a processor and an EMMC memory, and the method comprises the following steps: the processor sends an EMMC command to the EMMC memory, wherein the EMMC command includes time information corresponding to the EMMC command; and the EMMC memory processes the EMMC command according to the time information. When the terminal starts to use the EMMC for expanding the storage capacity of the terminal, the time information corresponding to each EMMC command is obtained by checking the EMMC command, so that the execution sequence of each EMMC command is arranged, the influence among the commands caused by the simultaneous reception of a plurality of commands is avoided, the command execution failure is prevented, and the terminal checking efficiency is improved.
Description
Technical Field
The present invention relates to the field of mobile terminals, and in particular, to a memory command processing method, a terminal, and a storage medium.
Background
In order to expand the storage capacity of terminals, EMMC (EMMC-media card) is currently commonly used by terminals; the EMMC is mainly directed to embedded memories of mobile electronic devices such as mobile phones and tablet computers, and one of the obvious advantages of the EMMC is high integration, so that the space occupied by the large-capacity memory in the terminal is reduced, and the cost and the weight of the product are reduced for terminal manufacturers. Since the terminal uses EMMC as its memory, most of the memory operations of the terminal are directed to EMMC. The operation of the EMMC is command type, namely, any EMMC operation has related command sequences, and when certain EMMC operation is to be carried out, the command sequence corresponding to the operation is sent first; for example, the ID number of the EMMC needs to be read, a command sequence corresponding to the ID number of the EMMC needs to be sent to the EMMC by the main controller, and then the EMMC will feed back the ID number to the main controller according to the command. In general, the above operation is not problematic; however, considering that the current terminal system is complex and adopts multi-thread operation, when a plurality of threads need to perform EMMC operation at the same time, crossover between command sequences may occur, resulting in failure of command sequence transmission. For example, there are two operations pointing to the EMMC at the same time, for example, the command sequence corresponding to the first operation contains the command: command 1, command 2, command 8, command 4; the command sequence corresponding to the second operation comprises commands: command 2, command 8, command 7; at this time, if two commands cross each other when they are sent, both commands fail to be executed, and finally the main controller needs to retransmit the two commands, resulting in low EMMC operation efficiency.
Disclosure of Invention
The invention provides a memory command processing method, a terminal and a storage medium, which prevent the execution failure of an EMMC command and improve the terminal inspection efficiency.
In order to solve the above problems, the present invention applies for a memory command processing method, which is applied to a terminal, wherein the terminal includes a processor and an EMMC memory, and the method includes:
the processor sends an EMMC command to the EMMC memory, wherein the EMMC command includes time information corresponding to the EMMC command;
and the EMMC memory processes the EMMC command according to the time information.
Further, the processor sends an EMMC command to the EMMC memory, including:
the processor generates a first EMMC command, the first EMMC command including first time information;
the processor generates a second EMMC command, the second EMMC command including second time information;
the processor sends the first EMMC command and the second EMMC command to the EMMC memory.
Further, the processor sends the first EMMC command and the second EMMC command to the EMMC memory, including:
if the first EMMC command is a single execution command, the processor sends the single execution command to the EMMC memory;
if the first EMMC command includes a plurality of tandem EMMC commands, the processor packages and sends the plurality of tandem EMMC commands to the EMMC memory.
Further, the processor sends the first EMMC command and the second EMMC command to the EMMC memory, including:
if the second EMMC command is a single execution command, the processor sends the single execution command to the EMMC memory;
if the second EMMC command includes a plurality of tandem EMMC commands, the processor packages and sends the plurality of tandem EMMC commands to the EMMC memory.
Further, the EMMC memory processing the EMMC command according to the time information includes:
judging the sequence of the first time information and the second time information;
if the first time information is earlier than the second time information, the EMMC memory firstly executes the first EMMC command;
and if the first time information is later than the second time information, the EMMC memory executes the second EMMC command.
Further, the determining the sequence of the first time information and the second time information includes:
and if the first EMMC command and the second EMMC command are the independent execution commands, judging the sequence of time information in the first EMMC command and the second EMMC command.
Further, the second EMMC command includes a plurality of tandem associated EMMC commands, and the method further includes:
before the processor sends the first EMMC command and the second EMMC command to the EMMC memory, the processor adds time information corresponding to each of the plurality of front-to-back associated EMMC commands in the plurality of front-to-back associated EMMC commands, respectively;
and if the first time information is later than the second time information, the EMMC memory executes the second EMMC command first, including:
and if the first time information is later than the second time information, the EMMC memory firstly executes the second EMMC command, and when the second EMMC command is executed, the second EMMC command is executed according to the sequence of the time information corresponding to each of the front and rear associated commands in the second EMMC command.
Further, the EMMC command includes a command header, a command body, and a command tail, where the command body includes time information corresponding to the current EMMC command.
The application also provides a terminal, which comprises a processor and an EMMC memory connected with the processor, wherein the processor sends an EMMC command to the EMMC memory, and the EMMC command comprises time information corresponding to the EMMC command; and the EMMC memory processes the EMMC command according to the time information.
The present application also provides a storage medium having stored therein a computer program which, when executed by a processor, implements the steps of the memory command processing method as described in any of the above.
The beneficial effects of the invention are as follows: the invention provides a memory command processing method, a terminal and a storage medium, wherein when the terminal starts to use an EMMC (embedded multi-media) for expanding the storage capacity of the terminal, the terminal obtains time information corresponding to each EMMC command by checking the EMMC command, so that the execution sequence of each EMMC command is arranged, the influence among commands caused by the simultaneous reception of a plurality of commands is avoided, the failure of executing the EMMC command is prevented, and the terminal checking efficiency is improved.
Drawings
In order to more clearly illustrate the embodiments or the technical solutions in the prior art, the following description will briefly introduce the drawings that are needed in the embodiments or the description of the prior art, it is obvious that the drawings in the following description are only some embodiments of the invention, and that other drawings can be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a flow chart illustrating a memory command processing method according to an embodiment of the present invention;
fig. 2 is a schematic flow chart of an embodiment of sending an EMMC command to the EMMC memory by the processor according to the present invention;
fig. 3 is a flowchart of an embodiment of the EMMC memory processing the EMMC command according to the time information;
fig. 4 is a schematic structural diagram of a terminal according to an embodiment of the present invention.
Detailed Description
The following description of the embodiments refers to the accompanying drawings, which illustrate specific embodiments in which the invention may be practiced. The directional terms mentioned in the present invention, such as [ upper ], [ lower ], [ front ], [ rear ], [ left ], [ right ], [ inner ], [ outer ], [ side ], etc., are only referring to the directions of the attached drawings. Accordingly, directional terminology is used to describe and understand the invention and is not limiting of the invention. In the drawings, like elements are designated by like reference numerals.
The drawings and description are to be regarded as illustrative in nature, and not as restrictive. In the drawings, like elements are designated by like reference numerals. In addition, for the sake of understanding and convenience of description, the size and thickness of each component shown in the drawings are arbitrarily shown, but the present invention is not limited thereto.
In the drawings, the thickness of layers, films, panels, regions, etc. are exaggerated for clarity. In the drawings, the thickness of some layers and regions are exaggerated for convenience of understanding and description. It is noted that when a component such as a layer, film, region, or substrate is referred to as being "on" another component. The component may be directly on the other component or there may be intermediate components.
In addition, in the description, unless explicitly described to the contrary, the word "comprising" will be understood to mean comprising the recited component, but not excluding any other components. Also in this specification, "on … …" means above or below the target component, and does not mean necessarily on top of the gravity-based direction.
In order to further describe the technical means and effects adopted by the present invention to achieve the predetermined invention, the following detailed description refers to a memory command processing method, a terminal and a storage medium according to the present invention, and specific embodiments, structures, features and effects thereof, with reference to the accompanying drawings and preferred embodiments.
Aiming at the problem that the command sequences are crossed when a plurality of threads need to perform EMMC operation at the same time in the prior art, so that the command sequences are sent to fail, the invention provides a memory command processing method which is applied to a terminal, wherein the terminal comprises a processor and an EMMC memory.
Referring to fig. 1, a flow chart of a memory command processing method according to an embodiment of the invention is shown, and the method includes:
s1, the processor sends an EMMC command to the EMMC memory, wherein the EMMC command comprises time information corresponding to the EMMC command.
In some embodiments of the present invention, the time information may be a generation time of the EMMC command, a transmission time of the EMMC command, or the like.
S2, the EMMC memory processes the EMMC command according to the time information.
According to the memory command processing method provided by the invention, when the terminal starts to use the EMMC in order to enlarge the storage capacity of the terminal, the time information corresponding to each EMMC command is obtained by checking the EMMC command, so that the execution sequence of each EMMC command is arranged, the influence among the commands caused by the simultaneous reception of a plurality of commands is avoided, the command execution failure is prevented, and the terminal checking efficiency is improved.
In some embodiments of the present invention, as shown in fig. 2, a flowchart of an embodiment of sending an EMMC command to the EMMC memory by the processor provided by the present invention includes:
s201, the processor generates a first EMMC command, which includes first time information.
S202, the processor generates a second EMMC command, which includes second time information.
And S203, the processor sends the first EMMC command and the second EMMC command to the EMMC memory.
In some embodiments of the present invention, the first time information and the second time information may be generation time information or transmission time information of the first EMMC command and generation time information or transmission time information of the second EMMC command.
It should be noted that, in the embodiment of the present invention, the EMMC command sent by the processor includes a command header, an EMMC command body and a command tail, that is, the format of the EMMC command is as follows:
| command header | EMMC command body | Command tail |
Wherein, for the EMMC command body, the following processing is required: and adding a separator into the EMMC command main body, wherein in the EMMC command, a command part before the separator in the EMMC command main body is used as an actual command to be executed, and a command part after the separator is used as the currently acquired time information.
Specifically, for any EMMC command, the separator and time information are added as follows:
EMMCMD GAP1 EMMCMD1
wherein GAP1 and EMMCMD1 are newly added data, GAP1 is used to separate EMMCMD and EMMCMD1, i.e. is a separator, GAP1 is a series of data, for example GAP1 is 0 xabcdeaband 2f;
the EMMCMD is an EMMC command to be sent, and EMMCMD1 is currently acquired time information.
In some embodiments of the present invention, for example, when there is an EMMC command ERASE to be sent at time 10934 seconds, EMMCMD GAP EMMCMD1 is obtained with GAP1 of 0 xabcdebeaf 2f to obtain EMMCMD1 of 0 xabcdebeaf 5E0 xabcdeb 2f0x10934, where 0 xaae 5E is ERASE and 0x10934 is a direct conversion of time, although other conversion forms may be adopted in other embodiments of the present invention.
In some other embodiments of the invention, the processor sends the first EMMC command and the second EMMC command to the EMMC memory, comprising:
if the first EMMC command is a single execution command, the processor sends the single execution command to the EMMC memory;
if the first EMMC command includes a plurality of tandem EMMC commands, the processor packages and sends the plurality of tandem EMMC commands to the EMMC memory.
Specifically, after the processor generates the EMMC command, and the processor enters the EMMC command checking process, at this time, the processor detects the EMMC command to be sent at this time, that is, reads the EMMC command to be sent, detects the EMMC command, and the detected content is that the command is a single execution command or a command that needs to be associated with other commands in front and back and needs to be executed together. If the EMMC command is a command which is executed independently, the processor adds the currently acquired time information into the EMMC command, records the currently acquired time information and sends the EMMC command to the processor; if the EMMC commands are associated and need to be executed together, the processor adds the currently acquired time information into the EMMC commands, records the currently acquired time information, and packages and sends the associated EMMC commands to the processor.
Specifically, the current processor generates a first EMMC command and a second EMMC command, the terminal detects the first EMMC command and the second EMMC command, if the first EMMC command is a single execution command, the processor directly sends the first EMMC command to the EMMC memory, adds currently acquired time information in the first EMMC command, and records the time information as first time information. And if the second EMMC command is a command associated with the first EMMC command and the second EMMC command, the processor packages and sends the plurality of EMMC commands to the EMMC memory, adds currently acquired time information into the packaged and sent EMMC command, and records the time information as second time information.
As shown in fig. 3, in an embodiment of the present invention, the EMMC memory in step S2 processes the EMMC command according to the time information, and the EMMC memory in step S2 processes the EMMC command according to the time information includes:
s301, judging the sequence of the first time information and the second time information.
S302, if the first time information is earlier than the second time information, the EMMC memory executes the first EMMC command.
S303, if the first time information is later than the second time information, the EMMC memory executes the second EMMC command.
Specifically, in some embodiments of the present invention, the determining the sequence of the first time information and the second time information in step S301 may include:
if the first EMMC command and the second EMMC command are both single execution commands, judging the sequence of time information in the first EMMC command and the second EMMC command;
if the first time information is earlier than the second time information, the EMMC memory firstly executes the first EMMC command;
and if the first time information is later than the second time information, the EMMC memory executes the second EMMC command.
In some embodiments of the present invention, if the second EMMC command includes a plurality of EMMC commands associated in tandem, the EMMC memory processing the EMMC command according to the time information may further include:
before the processor sends the first EMMC command and the second EMMC command to the EMMC memory, the processor adds time information corresponding to each of the plurality of front-to-back associated EMMC commands in the plurality of front-to-back associated EMMC commands, respectively;
and if the first time information is later than the second time information, the EMMC memory executes the second EMMC command first, including:
and if the first time information is later than the second time information, the EMMC memory firstly executes the second EMMC command, and when the second EMMC command is executed, the second EMMC command is executed according to the sequence of the time information corresponding to each of the front and rear associated commands in the second EMMC command.
Specifically, for the EMMC command executed this time, whether the recorded time information is earlier than the EMMC command corresponding to the recorded time information corresponding to the EMMC command is judged, if so, the EMMC command is not executed, and other EMMC commands are executed; and if not, executing the current EMMC command.
Specifically, if the following EMMC command is currently to be executed:
0xEAA5E0xabcdeabeafd2f0x10934
0xEAA5F0xabcdeabeafd2f0x10931
0xEAA3E0xabcdeabeafd2f0x10930
if the executed EMMC command is 0xEAA5E0xabcdeab end 2f0x10934, judging whether the recorded time information is earlier than the EMMC command corresponding to the recorded time information corresponding to the EMMC command, and obviously, if the 0xEAA5F0xabcdeab end 2f0x10931 exists, the 0xEAA3E0xabcdeab end 2f0x10930 does not execute the EMMC command first, but does not execute other EMMC commands; at this time, there are two other EMMC commands: 0xEAA5F0xabcdeab afd2f0x10931,0xEAA3E0xabcdeab afd2f0x10930; at this point 0x10930 is smaller, 0xEAA3E0xabcdeab 2f0x10930 is performed first.
The invention also provides a terminal, which comprises a processor and an EMMC memory connected with the processor, wherein the terminal in the embodiment of the invention can be a mobile phone or a tablet personal computer, and the terminal in the embodiment comprises the processor and the EMMC memory connected with the processor.
The EMMC memory stores a computer program which, when operated by a processor, implements the steps of the memory command processing method described above;
the CPU is used for using the program command in the memory to operate the steps of the memory command processing method.
The terminal provided by the invention comprises a processor and an EMMC memory connected with the processor, when the terminal starts to use EMMC for expanding the storage capacity of the terminal, the EMMC command is checked to obtain the time information corresponding to each EMMC command, so that the execution sequence of each EMMC command is arranged, the influence among the commands caused by the simultaneous reception of a plurality of commands is avoided, the command execution failure is prevented, and the terminal checking efficiency is improved.
The embodiment of the invention also provides a terminal. As shown in fig. 4, a schematic structural diagram of a terminal according to an embodiment of the present invention is shown, specifically:
the terminal may comprise one or more processors 401 of a processing core, EMMC memory 402 of one or more computer readable storage media, power supply 403, and input unit 404, among other components. It will be appreciated by those skilled in the art that the terminal structure shown in fig. 4 is not limiting of the terminal and may include more or fewer components than shown, or may combine certain components, or a different arrangement of components. Wherein:
the processor 401 is a control center of the terminal, connects various parts of the entire terminal using various interfaces and lines, and performs various functions of the terminal and processes data by running or executing software programs and/or modules stored in the EMMC memory 402 and calling data stored in the EMMC memory 402, thereby performing overall monitoring of the terminal. Optionally, processor 401 may include one or more processing cores; preferably, the processor 401 may integrate an application processor and a modem processor, wherein the application processor mainly processes an operating system, a user interface, an application program, etc., and the modem processor mainly processes wireless communication. It will be appreciated that the modem processor described above may not be integrated into the processor 401.
The EMMC memory 402 may be used to store software programs and modules, and the processor 401 performs various functional applications and data processing by running the software programs and modules stored in the EMMC memory 402. The EMMC memory 402 may mainly include a storage program area and a storage data area, wherein the storage program area may store an operating system, an application program (such as a sound playing function, an image playing function, etc.) required for at least one function, and the like; the storage data area may store data created according to the use of the terminal, etc. In addition, EMMC memory 402 may include high speed random access memory, and may also include non-volatile memory, such as at least one disk storage device, flash memory device, or other volatile solid state storage device. Accordingly, the EMMC memory 402 may also include a memory controller to provide the processor 401 with access to the EMMC memory 402.
The terminal further comprises a power supply 403 for supplying power to the various components, preferably the power supply 403 may be logically connected to the processor 401 by a power management system, so that functions of managing charging, discharging, power consumption management, etc. are achieved by the power management system. The power supply 403 may also include one or more of any of a direct current or alternating current power supply, a recharging system, a power failure detection circuit, a power converter or inverter, a power status indicator, and the like.
The terminal may also include an input unit 404, which input unit 404 may be used to receive input numeric or character information and to generate keyboard, mouse, joystick, optical or trackball signal inputs related to user settings and function control.
Although not shown, the terminal may further include a display unit or the like, which is not described herein. In this embodiment, the processor 401 in the terminal loads the executable file corresponding to the process of one or more application programs into the EMMC memory 402 according to the following command, and the processor 401 runs the application program stored in the EMMC memory 402, so as to implement various functions as follows: the processor sends an EMMC command to the EMMC memory, wherein the EMMC command includes time information corresponding to the EMMC command; and the EMMC memory processes the EMMC command according to the time information.
The specific implementation of each operation above may be referred to the previous embodiments, and will not be described herein.
The present invention also provides a storage medium storing a computer program which, when operated by a processor, implements the steps of the memory command processing method.
According to the above object of the present invention, a terminal is provided, comprising the above memory command processing method. The working principle of the terminal provided in this embodiment is consistent with the working principle of the embodiment of the foregoing memory command processing method, and specific structural relationships and working principles refer to the foregoing embodiment of the memory command processing method, which is not described herein again.
In summary, although the present invention has been described in terms of the preferred embodiments, the preferred embodiments are not limited to the above embodiments, and various modifications and changes can be made by one skilled in the art without departing from the spirit and scope of the invention, and the scope of the invention is defined by the appended claims.
Claims (8)
1. A memory command processing method, applied to a terminal, the terminal including a processor and an EMMC memory therein, the method comprising:
the processor sends an EMMC command to the EMMC memory, comprising: the processor generates a first EMMC command, the first EMMC command including first time information; the processor generates a second EMMC command, the second EMMC command including second time information; the processor sends the first EMMC command and the second EMMC command to the EMMC memory;
the EMMC memory judges the sequence of the first time information and the second time information;
if the first time information is earlier than the second time information, the EMMC memory firstly executes the first EMMC command;
and if the first time information is later than the second time information, the EMMC memory executes the second EMMC command.
2. The memory command processing method of claim 1, wherein the processor transmitting the first EMMC command and the second EMMC command to the EMMC memory comprises:
if the first EMMC command is a single execution command, the processor sends the single execution command to the EMMC memory;
if the first EMMC command includes a plurality of tandem EMMC commands, the processor packages and sends the plurality of tandem EMMC commands to the EMMC memory.
3. The memory command processing method of claim 1, wherein the processor transmitting the first EMMC command and the second EMMC command to the EMMC memory comprises:
if the second EMMC command is a single execution command, the processor sends the single execution command to the EMMC memory;
if the second EMMC command includes a plurality of tandem EMMC commands, the processor packages and sends the plurality of tandem EMMC commands to the EMMC memory.
4. The memory command processing method according to claim 1, wherein the determining the order of the first time information and the second time information includes:
and if the first EMMC command and the second EMMC command are the independent execution commands, judging the sequence of time information in the first EMMC command and the second EMMC command.
5. The memory command processing method of claim 4, wherein the second EMMC command comprises a plurality of tandem associated EMMC commands, the method further comprising:
before the processor sends the first EMMC command and the second EMMC command to the EMMC memory, the processor adds time information corresponding to each of the plurality of front-to-back associated EMMC commands in the plurality of front-to-back associated EMMC commands, respectively;
and if the first time information is later than the second time information, the EMMC memory executes the second EMMC command first, including:
and if the first time information is later than the second time information, the EMMC memory firstly executes the second EMMC command, and when the second EMMC command is executed, the second EMMC command is executed according to the sequence of the time information corresponding to each of the front and rear associated commands in the second EMMC command.
6. The memory command processing method according to claim 1, wherein the EMMC command includes a command header, a command body, and a command trailer, the command body including time information corresponding to a current EMMC command.
7. A terminal, comprising a processor and an EMMC memory connected with the processor, wherein the processor sends an EMMC command to the EMMC memory, and the EMMC command comprises time information corresponding to the EMMC command. And the EMMC memory processes the EMMC command according to the time information.
8. A storage medium having stored therein a computer program which, when executed by a processor, implements the steps of the memory command processing method of any of claims 1-6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910217114.4A CN109933292B (en) | 2019-03-21 | 2019-03-21 | Memory command processing method, terminal and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910217114.4A CN109933292B (en) | 2019-03-21 | 2019-03-21 | Memory command processing method, terminal and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN109933292A CN109933292A (en) | 2019-06-25 |
| CN109933292B true CN109933292B (en) | 2023-06-09 |
Family
ID=66987927
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910217114.4A Active CN109933292B (en) | 2019-03-21 | 2019-03-21 | Memory command processing method, terminal and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN109933292B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111414137A (en) * | 2020-03-19 | 2020-07-14 | Tcl移动通信科技（宁波）有限公司 | Memory control method and system, storage medium and terminal device |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7996599B2 (en) * | 2007-04-25 | 2011-08-09 | Apple Inc. | Command resequencing in memory operations |
| JP4881468B1 (en) * | 2010-09-17 | 2012-02-22 | 株式会社東芝 | Storage device, protection method, and electronic device |
| DE112011103208T5 (en) * | 2010-09-24 | 2013-10-02 | Texas Memory Systems, Inc. | High-speed storage system |
| US9152553B1 (en) * | 2011-12-15 | 2015-10-06 | Marvell International Ltd. | Generic command descriptor for controlling memory devices |
| CN103677754A (en) * | 2012-09-21 | 2014-03-26 | 国际商业机器公司 | Method and system for parallel structure for optimizing application program |
| JP6040836B2 (en) * | 2013-03-28 | 2016-12-07 | 富士通株式会社 | Execution control program, execution control method, and network system |
| US20150058529A1 (en) * | 2013-08-21 | 2015-02-26 | Sandisk Technologies Inc. | Systems and methods of processing access requests at a data storage device |
| US20150205534A1 (en) * | 2014-01-17 | 2015-07-23 | Kabushiki Kaisha Toshiba | Controller, solid-state drive and control method |
| KR20160033519A (en) * | 2014-09-18 | 2016-03-28 | 삼성전자주식회사 | Method of data storage device for generating log for write commands and method of raid system including same |
| KR102367982B1 (en) * | 2015-06-22 | 2022-02-25 | 삼성전자주식회사 | Data storage device and data processing system having the same |
| KR102530889B1 (en) * | 2016-04-06 | 2023-05-11 | 에스케이하이닉스 주식회사 | Data processing system and operating method of data processing system |
| KR102534633B1 (en) * | 2016-04-14 | 2023-05-23 | 에스케이하이닉스 주식회사 | Memory system and operating method of memory system |
| KR20180114649A (en) * | 2017-04-11 | 2018-10-19 | 에스케이하이닉스 주식회사 | Controller including multi processor and operation method thereof and multi processor system |
| KR102322740B1 (en) * | 2017-04-24 | 2021-11-09 | 에스케이하이닉스 주식회사 | Controller including multi processor and operation method thereof |
| US10430115B2 (en) * | 2017-06-20 | 2019-10-01 | Reduxio Systems Ltd. | System and method for optimizing multiple packaging operations in a storage system |
-
2019
- 2019-03-21 CN CN201910217114.4A patent/CN109933292B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN109933292A (en) | 2019-06-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102375788B (en) | Method and device for dynamic allocation of power budget for a system having non-volatile memory | |
| US20170277561A1 (en) | Operating System Hot-Switching Method and Apparatus and Mobile Terminal | |
| TWI645334B (en) | Method, memory module, and host device for managing operational state data | |
| CN110888746B (en) | Memory management method and device, storage medium and electronic equipment | |
| US10229018B2 (en) | System and method for data restore flexibility on dual channel NVDIMMs | |
| CN104571933B (en) | Have the electronic installation and its corresponding control methods of solid-state storage element | |
| CN104303167A (en) | Computer system and method of memory management | |
| CN103488580A (en) | Method for establishing address mapping table of solid-state memory | |
| US8381003B2 (en) | Memory relocation in computer for power saving | |
| US20190155641A1 (en) | Method and apparatus for collecting information, and method and apparatus for releasing memory | |
| CN108710583A (en) | Management method, device, computer equipment and the medium in SSD write buffers area | |
| CN111090521A (en) | Memory allocation method and device, storage medium and electronic equipment | |
| CN105786725A (en) | Memory management method and system based on heterogeneous hybrid memory | |
| CN109933292B (en) | Memory command processing method, terminal and storage medium | |
| CN108599774B (en) | Compression method, system, device and computer readable storage medium | |
| CN107102879A (en) | Information is sent and firmware upgrade method, device, terminal, equipment and storage medium | |
| CN116107731A (en) | Distributed cluster load control method and device | |
| KR102116984B1 (en) | Method for controlling memory swap operation and data processing system adopting the same | |
| CN104750425A (en) | Storage system and control method for nonvolatile memory of storage system | |
| US11188485B2 (en) | Memory system and operating method thereof | |
| US10970239B2 (en) | Hub circuit for a DIMM having multiple components that communicate with a host | |
| WO2020223862A1 (en) | Mounting processing method and apparatus, electronic device, and computer readable storage medium | |
| CN114281570B (en) | Embedded control circuit, control method, device and chip | |
| CN117130454A (en) | Power consumption adjustment method and electronic equipment | |
| CN115328405A (en) | Data processing method and device and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20230515 Address after: 2202, Dachong Building, No. 2009 Shahe West Road, Dachong Community, Yuehai Street, Nanshan District, Shenzhen, Guangdong Province, 518000 Applicant after: Shenzhen Wenmai International Media Co.,Ltd. Address before: 516006 Zhongkai hi tech Zone, Huizhou, Guangdong, 86 Chang seven Road West Applicant before: HUIZHOU TCL MOBILE COMMUNICATION Co.,Ltd. |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant |