CN107643902A - A kind of memory burner - Google Patents
A kind of memory burner Download PDFInfo
- Publication number
- CN107643902A CN107643902A CN201710853259.4A CN201710853259A CN107643902A CN 107643902 A CN107643902 A CN 107643902A CN 201710853259 A CN201710853259 A CN 201710853259A CN 107643902 A CN107643902 A CN 107643902A
- Authority
- CN
- China
- Prior art keywords
- spi
- burning
- processor
- reset
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
Abstract
A kind of memory burner, can by simply cleverly circuit burning when without jumper cap.Including processor, SPI Flash chips, burn-in receptacle, reset circuit and drive circuit, wherein, the boot codes of processor are deposited in SPI Flash chips, burn-in receptacle connects Programme Line and realizes that the burning to SPI Flash chips programs, whether reset circuit is in burning programming state with drive circuit automatic identification veneer, the resetting processor if in burning programming state, avoids having an impact burning.A kind of memory burner of the present invention, which plugs sintering cable, to carry out burning to the Flash on veneer, without plugging jumper cap, simplify sintering circuit, convenient and practical.
Description
Technical field
The present invention relates to a kind of circuit design field, and in particular to a kind of memory burner.
Background technology
Generally use nonvolatile semiconductor memory member such as SPI Flash, nand Flash, Nor flash etc. come on circuit board
Storage configuration information, Boot codes etc..The debugging stage is developed, it is necessary to Burning flash repeatedly in veneer.Segment processor can lead to
The mode for crossing the online programmings such as serial ports, USB port carries out burning to plug-in Flash, and most processors are without such
Function, debugging single board stage require a kind of convenient and reliable method for burn-recording for Flash.The existing stage has two kinds to compare
Conventional method for burn-recording.The first is the welding Flash chip socket on veneer, and Flash chip is put into special programmable device
Upper burning, chip is put into socket after burning and guides single board starting, this mode is inefficient, repeatedly plugs socket and holds
Defective socket is easily caused, and special programmable device and chip carrier socket cost are also higher.Second method such as Fig. 1, by Flash chip
102 are welded on veneer, and the signal of correlation is guided on the socket 103 of contact pin form, and programmable device cable is inserted into list during sintering
It is more universal for the less SPI flash of pin, this mode use on the sintering socket 103 of plate.This mode is real
The online burning to Flash is showed, because Flash is also coupled on processor simultaneously, has needed to reset dwelling when programming Flash
Device 101 is managed to avoid its interference to sintering process, it is common practice to add a jumper cap 104, plugged when sintering
Jumper cap resets processor so that the pin related to Flash is in high-impedance state without influenceing programmable device pair on processor
Flash burning;Need to remove jumper cap during normal working of single board.This burning mode needs reserved jumper cap, plug be present
The process of jumper cap, it is not very convenient.
The content of the invention
A kind of memory burner proposed by the present invention, can by simply cleverly circuit burning when without wire jumper
Cap.
To achieve the above object, present invention employs following technical scheme:
A kind of memory burner, including processor, SPI Flash chips, burn-in receptacle, reset circuit and driving electricity
Road, wherein, the boot codes of storage processor, burn-in receptacle connect Programme Line and realized to SPI Flash in SPI Flash chips
Whether the burning programming of chip, reset circuit are in burning programming state with drive circuit automatic identification veneer, if in burning
Programming state then resetting processor is recorded, avoids having an impact burning.
Further, the signal defined on the burn-in receptacle includes chip selection signal P_SPI_CS, reset signal SPI_
RST, clock signal SPI_CLK, data-signal SPI_MISO, SPI_MOSI.
Further, the reset circuit uses reset chip MAX706 or MAX813.
Further, the drive circuit uses logic chip 7408 or CPLD.
From the foregoing, it will be observed that the present invention, by cleverly circuit design, can automatically reset processor in programming state, make
The related signals of Flash will not be driven and influence burning by obtaining processor;If being in non-programmed state, the partial circuit does not influence
Normal working of single board.
A kind of memory burner of the present invention, which plugs sintering cable, to carry out burning, nothing to the Flash on veneer
Jumper cap need to be plugged, simplifies sintering circuit, it is convenient and practical.
Brief description of the drawings
Fig. 1 is the burning mode figure for having jumper cap;
Fig. 2 is the improved burning mode figure of the present invention;
Fig. 3 is the module resets timing diagrams of MAX 706.
Embodiment
The present invention will be further described below in conjunction with the accompanying drawings:
As shown in Fig. 2 a kind of memory burner of the present embodiment, including processor 201, SPI Flash chips
202nd, burn-in receptacle 203, reset circuit 204, drive circuit 205.The signal bag related to burning defined on burn-in receptacle 203
Include:Chip selection signal P_SPI_CS, reset signal SPI_RST, clock signal SPI_CLK, data-signal SPI_MISO, SPI_
MOSI.These signals are connected to corresponding to SPI Flash 202 on pin on burn-in receptacle 203, are also had on processor 201 corresponding
Signal is connected on SPI Flash.During normal working of single board, programming cable is not connect on burn-in receptacle, at the signal on burn-in receptacle
In vacant state, SPI Flash pins are driven by processor 201.When plugging cable to SPI Flash progress burnings, processing
The circuit 204 that is reset of device 201 resets, and the pin related to SPI Flash is in high-impedance state and compiled without influenceing on processor
Burning of the journey device to SPI Flash.Reset circuit 204 can identify volume with the core that drive circuit 205 is the present invention, the circuit
Journey state and processor is set to reset state.Reset circuit 204 by Special reset chip MAX706, the chip such as MAX813
Realize, drive circuit 205 is realized the function of logical AND gate, can realized by special logic chip such as 7408 or CPLD.
Specific operation principle is described below:So that MAX706 realizes reset circuit 204 as an example, the piece on burn-in receptacle 203
Signal P_SPI_CS is selected to be followed by one of the reset source of MAX706 MR pins as reset chip, MAX706 by resistance pull-up
Reset output pin be connected to the reset input pin of processor 201.Burn-in receptacle connects cable and carries out burning to SPI Flash
When, P_SPI_CS can be programmed device and be driven to low level, and MAX706 MR pins are driven to low, MAX706 by P_SPI_CS simultaneously
Reset output CPU_RST be low level processor 201 is resetted.MAX706MR and RST pins timing diagram such as Fig. 3
It is shown.Output reset signal RST be driven in MR trailing edges it is low, after MR rising edges can also continue keep a period of time Trst,
The time minimum value is 140ms, representative value 200ms.Programmable device drags down P_SPI_CS during execute instruction, instruction switching
Period draws high P_SPI_CS, and the time drawn high is generally in nanosecond or delicate rank, far smaller than reset chip delay time
Trst.Although namely during burning P_SPI_CS and it is non-constant be low level state, that is, MAX706 MR pins simultaneously
It is non-constant to remain low level, but due to reset delay time Trst presence, the reset signal CPU_RST of MAX706 outputs
Low level is always remained as, that is, processor 201 is constantly in reset state during burning, the pin of processor is high resistant
State, burning of the programmable device to SPI Flash is not interfered with.The chip selection signal CPU_SPI_CS that processor is sent out and programming socket
The chip selection signal P_SPI_CS of submitting is the chip selection signal SPI_CS for being used as FLASH after logical AND operation by drive circuit 205,
Other signals are out rear direct with programming socket from processor and SPI FLASH are given together with.When pulling out programmable device cable
When, P_SPI_CS moves high level to by pull-up resistor, and MAX706MR pins are resetted by other reset source controls on veneer, SPI_
CS is controlled by CPU_SPI_CS, and SPI Flash others signals are controlled by processor, and veneer is in normal operating conditions.
The present embodiment circuit can be facilitated to Flash chip with automatic identification program state so as to reset processor
Burning.Embodiment described above is only that the preferred embodiment of the present invention is described, not to the scope of the present invention
It is defined, on the premise of design spirit of the present invention is not departed from, those of ordinary skill in the art are to technical scheme
The various modifications made and improvement, it all should fall within the scope of protection of the present invention.
Claims (4)
- A kind of 1. memory burner, it is characterised in that:Inserted including processor (201), SPI Flash chips (202), burning Seat (203), reset circuit (204) and drive circuit (205), wherein,The boot codes of storage processor (201) in SPI Flash chips (202), burn-in receptacle (203) connect Programme Line realization Whether the burning programming to SPI Flash chips (202), reset circuit (204) are located with drive circuit (205) automatic identification veneer In burning programming state, the resetting processor (201) if in burning programming state.
- A kind of 2. memory burner as claimed in claim 1, it is characterised in that:Defined on the burn-in receptacle (203) Signal include chip selection signal P_SPI_CS, reset signal SPI_RST, clock signal SPI_CLK, data-signal SPI_MISO, SPI_MOSI。
- A kind of 3. memory burner as claimed in claim 1 or 2, it is characterised in that:The reset circuit (204) uses Reset chip MAX706 or MAX813.
- A kind of 4. memory burner as claimed in claim 3, it is characterised in that:The drive circuit (205) uses and patrolled Chip 7408 or CPLD are collected, realizes logical AND gate function.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710853259.4A CN107643902A (en) | 2017-09-20 | 2017-09-20 | A kind of memory burner |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710853259.4A CN107643902A (en) | 2017-09-20 | 2017-09-20 | A kind of memory burner |
Publications (1)
Publication Number | Publication Date |
---|---|
CN107643902A true CN107643902A (en) | 2018-01-30 |
Family
ID=61111979
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710853259.4A Pending CN107643902A (en) | 2017-09-20 | 2017-09-20 | A kind of memory burner |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN107643902A (en) |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101178656A (en) * | 2007-11-14 | 2008-05-14 | 中兴通讯股份有限公司 | Board software paralleling download method |
CN102122530A (en) * | 2011-01-20 | 2011-07-13 | 中兴通讯股份有限公司 | System and method for programming flash memory |
CN102214300A (en) * | 2011-07-19 | 2011-10-12 | 吉林大学 | Digital signal processor (DSP)-based hand shape recognition system |
CN102609287A (en) * | 2012-02-10 | 2012-07-25 | 株洲南车时代电气股份有限公司 | Device for updating FPGA (Field Programmable Gate Array) from a long distance by CPU (Central Processing Unit) and method therefor |
CN103808365A (en) * | 2014-02-18 | 2014-05-21 | 江苏大学 | Coal field fire area wireless sensor monitoring node |
CN104200843A (en) * | 2014-09-13 | 2014-12-10 | 无锡中星微电子有限公司 | Flash memory burner, burning system and burning method |
EP2905054A1 (en) * | 2013-04-23 | 2015-08-12 | Bykov, Georgy Anatolevich | Method for playing poker-type card games and game system for the implementation thereof |
CN105259843A (en) * | 2015-11-13 | 2016-01-20 | 济南大学 | Outlet logic circuit of reactive power compensation type intelligent control device |
CN105988516A (en) * | 2015-02-12 | 2016-10-05 | 中兴通讯股份有限公司 | Processor daughter card, power board adaptive to processor daughter card and system board |
CN106325940A (en) * | 2016-08-26 | 2017-01-11 | 天津市英贝特航天科技有限公司 | FLASH memory segmented intelligent starting module |
-
2017
- 2017-09-20 CN CN201710853259.4A patent/CN107643902A/en active Pending
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101178656A (en) * | 2007-11-14 | 2008-05-14 | 中兴通讯股份有限公司 | Board software paralleling download method |
CN102122530A (en) * | 2011-01-20 | 2011-07-13 | 中兴通讯股份有限公司 | System and method for programming flash memory |
CN102214300A (en) * | 2011-07-19 | 2011-10-12 | 吉林大学 | Digital signal processor (DSP)-based hand shape recognition system |
CN102609287A (en) * | 2012-02-10 | 2012-07-25 | 株洲南车时代电气股份有限公司 | Device for updating FPGA (Field Programmable Gate Array) from a long distance by CPU (Central Processing Unit) and method therefor |
EP2905054A1 (en) * | 2013-04-23 | 2015-08-12 | Bykov, Georgy Anatolevich | Method for playing poker-type card games and game system for the implementation thereof |
CN103808365A (en) * | 2014-02-18 | 2014-05-21 | 江苏大学 | Coal field fire area wireless sensor monitoring node |
CN104200843A (en) * | 2014-09-13 | 2014-12-10 | 无锡中星微电子有限公司 | Flash memory burner, burning system and burning method |
CN105988516A (en) * | 2015-02-12 | 2016-10-05 | 中兴通讯股份有限公司 | Processor daughter card, power board adaptive to processor daughter card and system board |
CN105259843A (en) * | 2015-11-13 | 2016-01-20 | 济南大学 | Outlet logic circuit of reactive power compensation type intelligent control device |
CN106325940A (en) * | 2016-08-26 | 2017-01-11 | 天津市英贝特航天科技有限公司 | FLASH memory segmented intelligent starting module |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104200843B (en) | The burned device of flash memory, burned system and burned method | |
US7397717B2 (en) | Serial peripheral interface memory device with an accelerated parallel mode | |
US8230285B2 (en) | Protocol analyzer for consumer electronics | |
US8732526B1 (en) | Single-wire data interface for programming, debugging and testing a programmable element | |
CN106445614B (en) | Burning device and burning method for microcontroller | |
CN106326171A (en) | Method and device for recognizing hard disk type of hard disk back plate | |
TWI534607B (en) | Memory control circuit unit, data transmitting method and memory storage apparatus | |
CN112000351A (en) | Updating method, updating device, updating equipment and storage medium of BMC (baseboard management controller) firmware | |
CN105988966A (en) | Electronic device and working method thereof | |
CN104133705A (en) | System and method for loading PowerPC system guide file through serial port | |
CN101950265B (en) | Method for CPU board card program downloading and hardware online detection and plug-in connector | |
CN113641601A (en) | Link starting method of storage device, host and implementation system thereof | |
CN204155612U (en) | The burned device of flash memory and burned system | |
CN110058809B (en) | Storage device and debugging system thereof | |
CN103116512A (en) | Method for upgrading firmware of CPLD (complex programmable logic device) | |
CN105357799B (en) | LED display module managing devices | |
CN105373204A (en) | Electronic apparatus | |
CN107643902A (en) | A kind of memory burner | |
US7924631B2 (en) | Memory card and non-volatile memory controller thereof | |
CN202150274U (en) | Anti-lost circuit structure for EEPROM (Electrically Erasable Programmable Read Only Memory) data | |
CN105677429A (en) | Program burning method, processor and electronic circuit | |
JP2017037497A (en) | Erasing system of nonvolatile storage device, nonvolatile storage device, external erasing device, and method | |
CN104461633A (en) | Single-chip offline programming unit and offline programming method | |
CN206270936U (en) | USB interface-based programming circuitry and virtual implementing helmet | |
CN110704073A (en) | Microcontroller programmer and programming method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180130 |
|
RJ01 | Rejection of invention patent application after publication |