CN106292976A - Electronic chip builtin voltage distribution method and system - Google Patents

Electronic chip builtin voltage distribution method and system Download PDF

Info

Publication number
CN106292976A
CN106292976A CN201610587563.4A CN201610587563A CN106292976A CN 106292976 A CN106292976 A CN 106292976A CN 201610587563 A CN201610587563 A CN 201610587563A CN 106292976 A CN106292976 A CN 106292976A
Authority
CN
China
Prior art keywords
thread
kernel
execution time
electronic chip
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610587563.4A
Other languages
Chinese (zh)
Inventor
张升泽
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN201610587563.4A priority Critical patent/CN106292976A/en
Publication of CN106292976A publication Critical patent/CN106292976A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)

Abstract

The invention provides a kind of electronic chip builtin voltage distribution method and system, described method comprises the steps: to obtain the quantity of the thread of each kernel distribution;Obtain the execution time of each thread;Quantity and execution time according to this thread are that each kernel distributes voltage.The technical scheme that the present invention provides has the advantage realizing voltage internal distribution.

Description

Electronic chip builtin voltage distribution method and system
Technical field
The present invention relates to electronic applications, particularly relate to a kind of electronic chip builtin voltage distribution method and system.
Background technology
Chip, English is Chip;Chipset is Chipset.Chip generally refers to the carrier of integrated circuit, is also integrated electricity Road result after designing, manufacture, encapsulate, testing, it is common that the independent entirety that can use immediately." chip " and " integrated circuit " the two word often mixes and uses, and such as in everybody usual discussion topic, IC design and chip set What meter was said is a meaning, and chip industry, integrated circuit industry, IC industry are the most also meanings.It practice, the two word It is related, also has any different.Integrated circuit entity because the integrated circuit of narrow sense, to be often to emphasize presented in chip Circuit itself is such as simple to only five phaseshift oscillators that element is joined together to form, when it also presents on drawing When, we can also be its integrated circuit, and when we to take this little integrated circuit apply when, it must be with One piece of independent material object, or be embedded in bigger integrated circuit, rely on chip to play his effect;Integrated circuit is more The weight design of circuit and placement-and-routing, chip more accentuator circuit integrated, produce and encapsulate.And the integrated circuit of broad sense, when relating to And during to industry (being different from other industry), it is also possible to comprise the various implications that chip is relevant.
Existing electronic chip all has multiple kernel, but existing electronic chip distributes not for the voltage of multiple kernels There is corresponding scheme.
Summary of the invention
A kind of electronic chip builtin voltage distribution method is provided, which solves cannot realizing in electronic chip of prior art The shortcoming of portion's voltage distribution.
On the one hand, it is provided that a kind of electronic chip builtin voltage distribution method, described method comprises the steps:
Obtain the quantity of the thread of each kernel distribution;
Obtain the execution time of each thread;
Quantity and execution time according to this thread are that each kernel distributes voltage.
Optionally, described method also includes:
Voltage such as this kernel reaches higher limit, then stop distributing thread to this kernel.
Optionally, described method also includes:
Dynamically update the Thread Count scale of each kernel.
Second aspect, it is provided that a kind of electronic chip builtin voltage distribution system, described system includes:
Processing units, for obtaining the quantity of the thread of each kernel distribution;
Time quantum, for obtaining the execution time of each thread;
Allocation unit, is used for the quantity according to this thread and the execution time is that each kernel distributes voltage.
Optionally, described system also includes:
Stop element, reaches higher limit for the voltage such as this kernel, then stop distributing thread to this kernel.
Optionally, described system also includes:
Updating block, for dynamically updating the Thread Count scale of each kernel.
The technical scheme that the specific embodiment of the invention provides obtains the quantity of the thread of each kernel distribution, obtains each The execution time of thread, quantity and execution time according to this thread are that each kernel distributes voltage, so it has realization The advantage of electronic chip builtin voltage distribution.
Accompanying drawing explanation
In order to be illustrated more clearly that the embodiment of the present invention or technical scheme of the prior art, below will be to embodiment or existing In having technology to describe, the required accompanying drawing used is briefly described, it should be apparent that, the accompanying drawing in describing below is only this Some embodiments of invention, for those of ordinary skill in the art, on the premise of not paying creative work, it is also possible to Other accompanying drawing is obtained according to these accompanying drawings.
The flow chart of a kind of electronic chip builtin voltage distribution method that Fig. 1 provides for the present invention;
The structure chart of a kind of electronic chip builtin voltage distribution system that Fig. 2 provides for the present invention.
Detailed description of the invention
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is carried out clear, complete Describe, it is clear that described embodiment is only a part of embodiment of the present invention rather than whole embodiments wholely.Based on Embodiment in the present invention, it is every other that those of ordinary skill in the art are obtained under not making creative work premise Embodiment, broadly falls into the scope of protection of the invention.
A kind of electronic chip builtin voltage distribution method provided for the present invention the first better embodiment refering to Fig. 1, Fig. 1 Flow chart, the method is completed by electronic chip, and the method is as it is shown in figure 1, comprise the steps:
Step S101, obtain the quantity of thread of each kernel distribution;
Step S102, obtain execution time of each thread;
Step S103, it is that each kernel distributes voltage according to the quantity of this thread and execution time.
The technical scheme that the specific embodiment of the invention provides obtains the quantity of the thread of each kernel distribution, obtains each The execution time of thread, quantity and execution time according to this thread are that each kernel distributes voltage, so it has realization The advantage of electronic chip builtin voltage distribution.
Optionally, said method can also include after step s 103:
Voltage such as this kernel reaches higher limit, then stop distributing thread to this kernel.
Optionally, said method can also include after step s 103:
Dynamically update the Thread Count scale of each kernel.
A kind of electronic chip builtin voltage distribution provided for the present invention the second better embodiment refering to Fig. 2, Fig. 2 is System, this system includes:
Processing units 201, for obtaining the quantity of the thread of each kernel distribution;
Time quantum 202, for obtaining the execution time of each thread;
Allocation unit 203, is used for the quantity according to this thread and the execution time is that each kernel distributes voltage.
The technical scheme that the specific embodiment of the invention provides obtains the quantity of the thread of each kernel distribution, obtains each The execution time of thread, quantity and execution time according to this thread are that each kernel distributes voltage, so it has realization The advantage of electronic chip builtin voltage distribution.
Optionally, said system can also include:
Stop element 204, reaches higher limit for the voltage such as this kernel, then stop distributing thread to this kernel.
Optionally, said system can also include:
Updating block 205, for dynamically updating the Thread Count scale of each kernel.
It should be noted that for aforesaid each method embodiment or embodiment, in order to be briefly described, therefore by its all table Stating as a series of combination of actions, but those skilled in the art should know, the present invention is not by described sequence of movement Restriction, because of according to the present invention, some step can use other orders or carry out simultaneously.Secondly, people in the art Member also should know, embodiment described in the specification or embodiment belong to preferred embodiment, involved action and list Necessary to the unit not necessarily present invention.
In the above-described embodiments, the description to each embodiment all emphasizes particularly on different fields, and does not has the portion described in detail in certain embodiment Point, may refer to the associated description of other embodiments.
Step in embodiment of the present invention method can carry out order according to actual needs and adjust, merges and delete.
Unit in embodiment of the present invention device can merge according to actual needs, divides and delete.This area The feature of the different embodiments described in this specification and different embodiment can be combined or combine by technical staff.
Through the above description of the embodiments, those skilled in the art it can be understood that to the present invention permissible Realize with hardware, or firmware realizes, or combinations thereof mode realizes.When implemented in software, can be by above-mentioned functions It is stored in computer-readable medium or is transmitted as the one or more instructions on computer-readable medium or code.Meter Calculation machine computer-readable recording medium includes computer-readable storage medium and communication media, and wherein communication media includes being easy to from a place to another The individual local any medium transmitting computer program.Storage medium can be any usable medium that computer can access.With As a example by this but be not limited to: computer-readable medium can include random access memory (Random Access Memory, RAM), read only memory (Read-Only Memory, ROM), EEPROM (Electrically Erasable Programmable Read-Only Memory, EEPROM), read-only optical disc (Compact Disc Read- Only Memory, CD-ROM) or other optical disc storage, magnetic disk storage medium or other magnetic storage apparatus or can be used in Carry or store and there is instruction or the desired program code of data structure form can be by any other of computer access Medium.In addition.Any connection can be suitable become computer-readable medium.Such as, if software is to use coaxial cable, light Fine optical cable, twisted-pair feeder, Digital Subscriber Line (Digital Subscriber Line, DSL) or such as infrared ray, radio and The wireless technology of microwave etc from website, server or other remote source, then coaxial cable, optical fiber cable, double The wireless technology of twisted wire, DSL or such as infrared ray, wireless and microwave etc be included in affiliated medium fixing in.Such as this Bright used, dish (Disk) and dish (disc) include compress laser disc (CD), laser dish, laser disc, Digital Versatile Disc (DVD), Floppy disk and Blu-ray Disc, the duplication data of the usual magnetic of its mid-game, dish then carrys out the duplication data of optics with laser.Group above Close within should also be as being included in the protection domain of computer-readable medium.
In a word, the foregoing is only the preferred embodiment of technical solution of the present invention, be not intended to limit the present invention's Protection domain.All within the spirit and principles in the present invention, any modification, equivalent substitution and improvement etc. made, should be included in Within protection scope of the present invention.

Claims (6)

1. an electronic chip builtin voltage distribution method, it is characterised in that described method comprise the steps: to obtain each in The quantity of the thread of core distribution;
Obtain the execution time of each thread;
Quantity and execution time according to this thread are that each kernel distributes voltage.
Method the most according to claim 1, it is characterised in that described method also includes:
Voltage such as this kernel reaches higher limit, then stop distributing thread to this kernel.
Method the most according to claim 1, it is characterised in that described method also includes:
Dynamically update the Thread Count scale of each kernel.
4. an electronic chip builtin voltage distribution system, it is characterised in that described system includes:
Processing units, for obtaining the quantity of the thread of each kernel distribution;
Time quantum, for obtaining the execution time of each thread;
Allocation unit, is used for the quantity according to this thread and the execution time is that each kernel distributes voltage.
System the most according to claim 4, it is characterised in that described system also includes:
Stop element, reaches higher limit for the voltage such as this kernel, then stop distributing thread to this kernel.
System the most according to claim 4, it is characterised in that described system also includes:
Updating block, for dynamically updating the Thread Count scale of each kernel.
CN201610587563.4A 2016-07-21 2016-07-21 Electronic chip builtin voltage distribution method and system Pending CN106292976A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610587563.4A CN106292976A (en) 2016-07-21 2016-07-21 Electronic chip builtin voltage distribution method and system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610587563.4A CN106292976A (en) 2016-07-21 2016-07-21 Electronic chip builtin voltage distribution method and system

Publications (1)

Publication Number Publication Date
CN106292976A true CN106292976A (en) 2017-01-04

Family

ID=57652029

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610587563.4A Pending CN106292976A (en) 2016-07-21 2016-07-21 Electronic chip builtin voltage distribution method and system

Country Status (1)

Country Link
CN (1) CN106292976A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018014298A1 (en) * 2016-07-21 2018-01-25 张升泽 Internal voltage distribution method and system for electronic chip
CN112527090A (en) * 2020-12-07 2021-03-19 湖南国科微电子股份有限公司 Voltage regulation method, device, equipment and medium

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101076770A (en) * 2004-09-28 2007-11-21 英特尔公司 Method and apparatus for varying energy per instruction according to the amount of available parallelism
CN101290585A (en) * 2007-04-19 2008-10-22 中兴通讯股份有限公司 Embedded system real time task scheduling method
CN101901174A (en) * 2010-07-28 2010-12-01 西安交通大学 Method for enhancing reliability of program of multi-replica contrast mechanism based on code segment
US20140337853A1 (en) * 2013-05-08 2014-11-13 Wisconsin Alumni Research Foundation Resource And Core Scaling For Improving Performance Of Power-Constrained Multi-Core Processors
CN104508594A (en) * 2012-08-31 2015-04-08 英特尔公司 Configuring power management functionality in a processor

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101076770A (en) * 2004-09-28 2007-11-21 英特尔公司 Method and apparatus for varying energy per instruction according to the amount of available parallelism
CN101290585A (en) * 2007-04-19 2008-10-22 中兴通讯股份有限公司 Embedded system real time task scheduling method
CN101901174A (en) * 2010-07-28 2010-12-01 西安交通大学 Method for enhancing reliability of program of multi-replica contrast mechanism based on code segment
CN104508594A (en) * 2012-08-31 2015-04-08 英特尔公司 Configuring power management functionality in a processor
US20140337853A1 (en) * 2013-05-08 2014-11-13 Wisconsin Alumni Research Foundation Resource And Core Scaling For Improving Performance Of Power-Constrained Multi-Core Processors

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2018014298A1 (en) * 2016-07-21 2018-01-25 张升泽 Internal voltage distribution method and system for electronic chip
CN112527090A (en) * 2020-12-07 2021-03-19 湖南国科微电子股份有限公司 Voltage regulation method, device, equipment and medium
CN112527090B (en) * 2020-12-07 2022-06-28 湖南国科微电子股份有限公司 Voltage regulation method, device, equipment and medium

Similar Documents

Publication Publication Date Title
CN106227606A (en) The method and system of many interval distribution electronic chip voltages
CN106203927A (en) Air Logistics flight selection method and system
CN106250238A (en) Load balancing application process in multi core chip and system
CN106169128A (en) Water transport logistics route generates method and system
CN106292976A (en) Electronic chip builtin voltage distribution method and system
CN106201725A (en) The power realization method and system of multi core chip
CN106056837A (en) Noise alarm method and system of electronic chip
CN106292950A (en) Many interval temperature values are in the application process of multi core chip and system
CN106155815A (en) Electric current distribution method in multiple kernels and system
CN106250235A (en) Multi-task scheduling methods based on many core chip and system
CN106201726A (en) Many core chip thread distribution method and system
CN106227603A (en) The power calculation algorithms of multiple core chip and system
CN106294063A (en) Temperature-controlled process based on chip and system
CN106200740A (en) The voltage modulated method and system of electronic chip
CN106202773A (en) The noise modulated method and system of electronic chip
CN106293935A (en) Electric current is in the how interval distribution method within multi core chip and system
CN106199149A (en) The electric current alarm method of electronic chip and system
CN106227604A (en) In chip, temperature reduces method and system
CN106201728A (en) Power distribution methods based on many interval distribution and system
CN106292996A (en) Voltage based on multi core chip reduces method and system
CN106292995A (en) Application process that electric current is limited in multi core chip and system
CN106093522A (en) The electric current method for drafting of electronic chip and system
CN106295818A (en) Customization method and system when of English course
CN106018933A (en) Electronic chip voltage alarming method and system
CN106227312A (en) The how interval ventilation control method of electronic chip and system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20170104