CN105807754A - Test system suitable for MMC valve base controller subsection control unit - Google Patents
Test system suitable for MMC valve base controller subsection control unit Download PDFInfo
- Publication number
- CN105807754A CN105807754A CN201410855811.XA CN201410855811A CN105807754A CN 105807754 A CN105807754 A CN 105807754A CN 201410855811 A CN201410855811 A CN 201410855811A CN 105807754 A CN105807754 A CN 105807754A
- Authority
- CN
- China
- Prior art keywords
- layer
- model
- course
- mathematical model
- key
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 49
- 238000013178 mathematical model Methods 0.000 claims description 50
- 238000012800 visualization Methods 0.000 claims description 16
- 238000004458 analytical method Methods 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000010998 test method Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000011217 control strategy Methods 0.000 description 1
- 238000007405 data analysis Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000004615 ingredient Substances 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 239000013307 optical fiber Substances 0.000 description 1
- 238000004321 preservation Methods 0.000 description 1
- 230000011218 segmentation Effects 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Abstract
The invention provides a test system suitable for an MMC valve base controller subsection control unit. The test system operates through an upper computer and a lower computer. The upper computer comprises an operation layer. The lower computer comprises an interface layer, a model layer and a control layer. The interface layer is connected with a subsection unit and the model layer. The model layer constructs a digital model. The control layer reports the state of the digital model to the operation layer. The operation layer controls the control layer to operate the digital model. Compared with the prior art, the test system suitable for the MMC valve base controller subsection control unit, which is provided by the invention has the advantages that the subsection unit of the valve base controller is used as the test object; the subsection unit is used as the object to carry out in-depth test on the valve base controller; the valve base controller in a secondary system has the capacity of continuous and stable operation; the hardware reliability and safety of the whole set of the valve base controller VBC are ensured; and a converter valve is well controlled and protected.
Description
Technical field
The present invention relates to flexible direct-current transmission field, in particular to a kind of test system suitable in MMC valve base controller segment control unit.
Background technology
In flexible DC power transmission engineering, segmenting unit is responsible in control section submodule (being called for short SM) balance of voltage, it is one of most important ingredient in VBC, must have continuous, stable service ability.The current method of testing to segmenting unit mainly set up in the lab low-voltage, small area analysis flexible direct current converter station dynamic model platform to simulate the working condition of current conversion station in Practical Project; by to the integrated testability suitable in MMC valve base controller VBC, segmenting unit hardware reliability, control strategy, Preservation tactics etc. being verified.For the problems referred to above, dynamic model platform of the prior art has the limitation of complicated operation, very flexible etc., VBC overall performance can only be made assessment, and being but difficult to functional unit is that object does more deep test.But, VBC is the secondary device of cooperation between a huge structure, multi-functional unit；Each segmenting unit needs to coordinate lower work with multiple SM and collection unit.Current dynamic model platform has the limitation such as complicated operation, very flexible, VBC overall performance can only be made assessment, and being but difficult to segmenting unit is that object does more deep test.
Therefore, development along with flexible DC power transmission engineering, how to design a kind of more flexibly, valve base controller segmenting unit is carried out comprehensive, deep test by easily operation, test system that versatility is good, is those skilled in the art's technical problems urgently to be resolved hurrily.
Summary of the invention
In view of this, the present invention provides a kind of test system suitable in MMC valve base controller segment control unit, and this test system is with segmenting unit for test object；Corresponding mathematical model is set up according to the operating characteristic of SM, collection unit；Mathematical model can be observed by host computer, control；The peripheral environment of segmenting unit is simulated with mathematical model；And then launch comprehensive, deep test.
A kind of test system suitable in MMC valve base controller segment control unit, described segmenting unit is the part in valve base controller, its side is connected with collection unit, opposite side is connected with submodule in multiple sections, described test system is run by host computer and slave computer, described host computer is provided with operation layer, described slave computer is provided with interface layer, model layer and key-course, described interface layer connects described segmenting unit and described model layer, described model layer builds mathematical model, described key-course is by the state reporting of described mathematical model to described operation layer, described operation layer controls described key-course and mathematical model is operated.
Preferably, described interface layer includes polylith interface board, and described interface board receives the fiber-optic signal of described segmenting unit, and converts LVDS signal to and be transferred to described model layer, described interface board is transferred to described segmenting unit after converting the LVDS signal of the described model layer received to fiber-optic signal.
Preferably, described model layer hardware description language writes the program for building described mathematical model, and described model layer includes 1 collection unit and multiple many interior submodule unit.
Preferably, the operating characteristic of described segmenting unit and current unit simulated by described mathematical model.
Preferably, described key-course controls cycle access every 1 and checks 1 time described mathematical model；When the state that described key-course checks described mathematical model changes, described key-course is generated corresponding SOE data and is sent to described operation layer by Ethernet, described operation layer sends instruction code to described key-course, model layer is operated by described key-course according to described instruction code, is simultaneously generated SOE data and is uploaded to described operation layer；When described key-course checks described mathematical model, when the state of described mathematical model does not change, described key-course continues checking for described mathematical model until the state of described mathematical model changes in lower 1 control cycle.
Preferably, the programming device that described key-course uses is FPGA, and described key-course includes DSP and Ethernet driver.
Preferably, described operation layer includes driver, mastery routine, data base and user interface；Including visualization model in described user interface, described visualization model maps the whole described mathematical model of described model layer；Described mastery routine receives the described SOE data that described driver resolves, and after the content according to described SOE data changes the display result of visualization model, stores SOE data to described data base.
Can be seen that from above-mentioned technical scheme, the invention provides a kind of test system suitable in MMC valve base controller segment control unit, test system is run by host computer and slave computer, host computer is provided with operation layer, being provided with interface layer, model layer and key-course, interface layer connection segment unit and model layer in slave computer, model layer builds mathematical model, key-course is by the state reporting of mathematical model to operation layer, and operation layer controls key-course and mathematical model is operated.This system is with segmenting unit for test object；Corresponding mathematical model is set up according to the operating characteristic of SM, collection unit；Mathematical model can be observed by host computer, control；The peripheral environment of segmenting unit is simulated with mathematical model；And then launch comprehensive, deep test.
With immediate prior art ratio, technical scheme provided by the invention has following excellent effect:
1, technical scheme provided by the invention; with the segmenting unit of valve base controller for test object; achieve and for object, valve base controller is done more deep test with segmenting unit; the valve base controller in electrical secondary system is made to have continuous, stable service ability; ensure that the hardware reliability of a whole set of valve base controller VBC and safety, be able to better converter valve is controlled and protection.
2, technical scheme provided by the invention, each SM, collection unit mathematical model on host computer screen, have corresponding visualization model；Tester can be configured experimental enviroment by visualization model, be understood Test condition；It is substantially reduced operation easier so that whole test system is easily operated.
3, technical scheme provided by the invention, part test needs to reach 0.1ms level between different device and coordinates, and existing test method is difficult to；Each module under operation layer control instruction, can be carried out unified scheduling, control by the key-course of the present invention, carries out a series of automatization, operation that sequential is tight.
4, technical scheme provided by the invention, SOE is stored in data base by operation layer；According to historical data, it is possible to the process of the test regained one's integrity, the present invention is suitable for the functional unit (or mini system of several unit composition) in VBC and similar electrical secondary system huge, complicated is carried out depth test, it is ensured that the integrity of record.
5, technical scheme provided by the invention, is widely used, and has significant Social benefit and economic benefit.
Accompanying drawing explanation
In order to be illustrated more clearly that the embodiment of the present invention or technical scheme of the prior art, the accompanying drawing used required in embodiment or description of the prior art will be introduced briefly below, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skill in the art, under the premise not paying creative work, it is also possible to obtain other accompanying drawing according to these accompanying drawings.
Fig. 1 is the system schematic of the test system being applicable to MMC valve base controller segment control unit of the present invention；
Fig. 2 is the structural representation of the slave computer of test system being applicable to MMC valve base controller segment control unit of the present invention and slave computer；
Fig. 3 is the schematic diagram of interface layer, model layer, key-course suitable in the slave computer of the test system of MMC valve base controller segment control unit of the present invention.
Fig. 4 is the operation layer structural representation suitable in the host computer of the test system of MMC valve base controller segment control unit of the present invention.
Detailed description of the invention
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is clearly and completely described, it is clear that described embodiment is only a part of embodiment of the present invention, rather than whole embodiments.Based on embodiments of the invention, the every other embodiment that those of ordinary skill in the art obtain under not making creative work premise, broadly fall into the scope of protection of the invention.
If Fig. 1 is to shown in 2, a kind of test system suitable in MMC valve base controller segment control unit of the present invention, segmenting unit is the part in valve base controller, its side is connected with collection unit, in opposite side and 54 sections, submodule connects, segmenting unit has been used for receiving each SM feedack, voltage sequence etc. is operated；And receive the control command that collection unit issues, as segmentation should put into level number；Then according to voltage ranking results, adjusted by respective algorithms, control the state of 54 SM respectively.Test system is run by host computer and slave computer, is provided with operation layer, is provided with interface layer, model layer and key-course, interface layer connection segment unit and model layer, is the tie between physical signalling and logical signal in slave computer in host computer；
Model layer builds mathematical model, and the state reporting of mathematical model to operation layer, by each model of command operating so that it is cooperate, is simulated the working environment of segmenting unit by key-course；Read each model duty and generate SOE and report operation layer with the resolution of 0.1ms；Operation layer controls key-course and mathematical model is operated, and maps mathematical model, convenient operation and analysis by visualization model；Record SOE, later stage can carry out finer analysis by enquiry of historical data；Model layer hardware description language writes the program for building mathematical model, and model layer includes 1 collection unit and multiple many interior submodule unit；
Wherein, segmenting unit cooperates with multiple SM and collection unit in systems.System configuration is as follows: segmenting unit is connected by (1) optical fiber with slave computer, (2) FPGA comprises the mathematical model of SM and collection unit, (3) comprising corresponding control, communication program in controller, (4) host computer comprises the visualization model of SM, collection unit mathematical model.In test, tester passes through upper computer selecting content of the test, and slave computer performs operation and returns test data；Tester passes through data analysis result of the test.
As shown in Figure 3, interface layer includes polylith interface board, to be provided with 10 pieces of interface boards in the present embodiment, interface board receives the fiber-optic signal of segmenting unit, and convert LVDS signal to and be transferred to model layer, interface board is transferred to segmenting unit after converting the LVDS signal of the model layer received to fiber-optic signal.Mathematical model want can the primary operating characteristics of simulator, even if in the hands off situation of key-course, also can drive segmenting unit continuous service.Hardware description language (HardwareDescriptionLanguage is called for short HDL) has the feature of parallel running.FPGA may insure that separate operation between different model with the HDL mathematical model write, simulate the situation of multiple ancillary equipment Collaboration more really, it might even be possible to clock drift phenomenon between simulation distinct device.
Wherein, key-course is made up of DSP and Ethernet driver.Key-course controls cycle access every 1 and checks 1 pass word model；The control cycle is 100us.When the state that key-course checks mathematical model changes, key-course is generated corresponding SOE data and is sent to operation layer by Ethernet, operation layer sends instruction code to key-course, and model layer is operated by key-course according to instruction code, is simultaneously generated SOE data and is uploaded to operation layer；When key-course checks mathematical model, when the state of mathematical model does not change, key-course continues checking for mathematical model until the state of mathematical model changes in lower 1 control cycle.
As shown in Figure 4, operation layer includes driver, mastery routine, data base and user interface；User interface includes visualization model, whole mathematical models of visualization model mapping model layer；Namely each SM, collection unit mathematical model on the visualization screen of host computer, have corresponding visualization model；Tester can be configured experimental enviroment by visualization model, be understood Test condition；It is substantially reduced operation easier.Mastery routine receives the SOE data that driver resolves, and after the content according to SOE data changes the display result of visualization model, stores SOE data to data base；SOE is stored in data base by operation layer；According to historical data, it is possible to the process of the test regained one's integrity.
Wherein, FPGA is FieldProgrammableGateArray field programmable gate array；
MMC is Multi-levelModularConverter many level blockization changer；
LVDS is LowVoltageDifferentialSignal low-voltage differential level signal；
SOE is SequenceofEvent sequence of events recording；
DSP is DigitalSignalProcessor digital signal processor；
SM is Sub-modular submodule.
Above example is only in order to illustrate that technical scheme is not intended to limit; although the present invention being described in detail with reference to above-described embodiment; the specific embodiment of the present invention still can be modified or equivalent replacement by those of ordinary skill in the field; and these without departing from any amendment of spirit and scope of the invention or equivalent are replaced, within the claims of its present invention all awaited the reply in application.
Claims (7)
1. the test system being applicable to MMC valve base controller segment control unit, described segmenting unit is the part in valve base controller, its side is connected with collection unit, opposite side is connected with submodule in multiple sections, it is characterized in that, described test system is run by host computer and slave computer, described host computer is provided with operation layer, described slave computer is provided with interface layer, model layer and key-course, described interface layer connects described segmenting unit and described model layer, described model layer builds mathematical model, described key-course is by the state reporting of described mathematical model to described operation layer, described operation layer controls described key-course and mathematical model is operated.
2. test system as claimed in claim 1, it is characterized in that, described interface layer includes polylith interface board, described interface board receives the fiber-optic signal of described segmenting unit, and convert LVDS signal to and be transferred to described model layer, described interface board is transferred to described segmenting unit after converting the LVDS signal of the described model layer received to fiber-optic signal.
3. testing system as claimed in claim 1, it is characterised in that described model layer hardware description language writes the program for building described mathematical model, described model layer includes 1 collection unit and multiple many interior submodule unit.
4. test system as claimed in claim 1, it is characterised in that the operating characteristic of submodule unit in described collection unit and section simulated by described mathematical model.
5. test system as claimed in claim 1, it is characterised in that described key-course controls cycle access every 1 and checks 1 time described mathematical model；When the state that described key-course checks described mathematical model changes, described key-course is generated corresponding SOE data and is sent to described operation layer by Ethernet, described operation layer sends instruction code to described key-course, model layer is operated by described key-course according to described instruction code, is simultaneously generated SOE data and is uploaded to described operation layer；When described key-course checks described mathematical model, when the state of described mathematical model does not change, described key-course continues checking for described mathematical model until the state of described mathematical model changes in lower 1 control cycle.
6. test system as claimed in claim 1, it is characterised in that the programming device that described key-course uses is FPGA, and described key-course includes DSP and Ethernet driver.
7. test system as claimed in claim 1, it is characterised in that described operation layer includes driver, mastery routine, data base and user interface；Including visualization model in described user interface, described visualization model maps the whole described mathematical model of described model layer；Described mastery routine receives the described SOE data that described driver resolves, and after the content according to described SOE data changes the display result of visualization model, stores SOE data to described data base.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410855811.XA CN105807754A (en) | 2014-12-31 | 2014-12-31 | Test system suitable for MMC valve base controller subsection control unit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410855811.XA CN105807754A (en) | 2014-12-31 | 2014-12-31 | Test system suitable for MMC valve base controller subsection control unit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105807754A true CN105807754A (en) | 2016-07-27 |
Family
ID=56465278
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410855811.XA Pending CN105807754A (en) | 2014-12-31 | 2014-12-31 | Test system suitable for MMC valve base controller subsection control unit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105807754A (en) |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101964543A (en) * | 2010-09-20 | 2011-02-02 | 中国电力科学研究院 | HVDC thyristor valve base electronic equipment system |
| CN102023627A (en) * | 2010-11-24 | 2011-04-20 | 中国电力科学研究院 | Monitoring system for high-voltage sub-module test |
| WO2011073466A1 (en) * | 2009-12-18 | 2011-06-23 | Ingeteam Technology, S.A. | Modular converter based on multi-level distributed circuits with a capacitive mid-point |
| WO2011130452A2 (en) * | 2010-04-13 | 2011-10-20 | Qualcomm Incorporated | Heterogeneous network (hetnet) user equipment (ue) radio resource management (rrm) measurements |
| CN103713214A (en) * | 2013-12-24 | 2014-04-09 | 国家电网公司 | Intelligent transformer station relay protection closed loop test system |
-
2014
- 2014-12-31 CN CN201410855811.XA patent/CN105807754A/en active Pending
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2011073466A1 (en) * | 2009-12-18 | 2011-06-23 | Ingeteam Technology, S.A. | Modular converter based on multi-level distributed circuits with a capacitive mid-point |
| WO2011130452A2 (en) * | 2010-04-13 | 2011-10-20 | Qualcomm Incorporated | Heterogeneous network (hetnet) user equipment (ue) radio resource management (rrm) measurements |
| CN101964543A (en) * | 2010-09-20 | 2011-02-02 | 中国电力科学研究院 | HVDC thyristor valve base electronic equipment system |
| CN102023627A (en) * | 2010-11-24 | 2011-04-20 | 中国电力科学研究院 | Monitoring system for high-voltage sub-module test |
| CN103713214A (en) * | 2013-12-24 | 2014-04-09 | 国家电网公司 | Intelligent transformer station relay protection closed loop test system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108009097B (en) | Cloud computing simulation test method and device for rail transit signal system | |
| CN100585369C (en) | Railway simulating laboratory | |
| CN204856068U (en) | Ship power station operation training simulation ware | |
| CN103235223B (en) | A kind of micro-capacitance sensor experimental test platform based on RTDS | |
| CN204706215U (en) | Rudder system operation training simulator | |
| CN102968059B (en) | Undercarriage simulator | |
| CN105446164A (en) | Semi-physical simulation test system | |
| RU2014151867A (en) | REMOTE DIAGNOSTIC SYSTEM | |
| CN103728885A (en) | Comprehensive wiring management method based on aviation bus | |
| CN104484127B (en) | Data storage and distribution system of hardware-in-the-loop radar simulation system | |
| CN103885341B (en) | Performance analysis system based on automotive performance simulator and method | |
| CN106934105B (en) | Stable control closed loop simulation system based on RTDS | |
| CN104142451A (en) | Method and system for achieving checking simulation of secondary circuit simulated failure in electric system | |
| CN103676665A (en) | Flight simulation system signal excitation implementation method based on FLISM | |
| KR20140021389A (en) | Apparatus and method for separable simulation by model design and execution | |
| CN106652646B (en) | Ship power system embedded simulation training system based on actual monitoring system | |
| CN203054825U (en) | Automatic test system of main control computer | |
| CN104764945A (en) | Micro grid simulation test system | |
| CN105807754A (en) | Test system suitable for MMC valve base controller subsection control unit | |
| CN105807753A (en) | Function test system suitable for MMC valve base controller | |
| CN106897120B (en) | Double-layer dynamic distributed simulation platform | |
| KR101561161B1 (en) | A Simulation System and Method for Production Method of Shipbuilding and Marine Based on Dynamics | |
| CN113726549B (en) | Simulation method and device for computer interlocking system of high-speed railway and storage medium | |
| CN203013017U (en) | Distributed-type non-avionic simulation excitation system | |
| CN105807752A (en) | Test system suitable for MMC valve base controller gathering control unit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20170526 Address after: 100031 Xicheng District West Chang'an Avenue, No. 86, Beijing Applicant after: State Grid Corporation of China Applicant after: China-EPRI Electric Power Engineering Co., Ltd. Applicant after: State Grid Zhejiang Electric Power Company Address before: 100031 Xicheng District West Chang'an Avenue, No. 86, Beijing Applicant before: State Grid Corporation of China Applicant before: State Grid Smart Grid Institute Applicant before: China-EPRI Electric Power Engineering Co., Ltd. Applicant before: State Grid Zhejiang Electric Power Company |
|
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160727 |
|
| RJ01 | Rejection of invention patent application after publication |