CN105634505A - Multiuser coding multiplexing method and device - Google Patents
Multiuser coding multiplexing method and device Download PDFInfo
- Publication number
- CN105634505A CN105634505A CN201410707108.4A CN201410707108A CN105634505A CN 105634505 A CN105634505 A CN 105634505A CN 201410707108 A CN201410707108 A CN 201410707108A CN 105634505 A CN105634505 A CN 105634505A
- Authority
- CN
- China
- Prior art keywords
- memorizer
- buffer memory
- read
- input data
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
The invention discloses a multiuser coding multiplexing method. The multiuser coding multiplexing method comprises the following steps: respectively receiving multiple paths of input data by using multiple memories; determining a read memory according to a buffer instruction; and encoding the input data in the read memory, and allocating an encoding mark for the read memory. Meanwhile, the invention further discloses a coding multiplexing device and a state control method for the coding and multiplexing device. The multiuser coding multiplexing method disclosed by the invention is used for realizing the multiuser multiplexing of LDPC encoding.
Description
Technical field
The invention belongs to coding techniques field, particularly to a kind of can for multi-user use coding multiplexing method and device.
Background technology
LDPC code and low density parity check code (LowDensityParityCheckCode, LDPC), it is had the linear block codes of sparse check matrix by doctor RobertG.Gallager in the class that 1963 propose, do not only have the superperformance approaching Shannon limit, and decoding complexity is relatively low, flexible structure, is the study hotspot of field of channel coding in recent years, is widely used to the fields such as deep space communication, fiber optic communication, satellite digital video and audio broadcasting at present.
Inventor is find being engaged in LDPC code correlational study, for multi-user produce initial data due to code device be resource limit, the coding to multi-user data cannot be realized in time, it is, therefore, desirable to provide the technology of a kind of LDPC code code multiplexing being applicable to multi-user.
Summary of the invention
The aspects of the disclosure will at least solve above-mentioned problem and/or shortcoming and will provide at advantage as mentioned below. Therefore, one aspect of the present invention provides a kind of coding multiplexing method and device, it is achieved that LDPC coding is for the multiplexing of multi-user.
Another aspect of the present invention provides a kind of coding multiplexing method and device, thus realizing LDPC is encoded the equilibrium of used resource.
Further aspect of the present invention provides a kind of code multiplexing unit state control method, by the state of code device is controlled, it is achieved that the equilibrium to coding resource.
In order to solve above-mentioned technical problem, according to an aspect of the present invention, disclosing a kind of coding multiplexing method, the method comprises the following steps:
Multiple memorizer is utilized to receive multipath input data respectively;
The memorizer being read is determined according to buffer memory instruction;
Input data in the described memorizer being read are encoded, and the memorizer allocated code mark being read described in being.
Preferred as said method, also includes determining the writing rate to described memorizer and reading rate, described reading rate is more than said write speed.
Preferred as said method, the buffer memory capacity of described memorizer is more than the length of a Frame in input data.
Preferred as said method, described determines, according to buffer memory instruction, the memorizer being read, including:
Judge the buffer memory capacity of described memorizer;
If the buffer memory capacity of described memorizer is full, it is determined that for the memorizer being read.
Preferred as said method, described determines, according to buffer memory instruction, the memorizer being read, including:
Poll judges the buffer memory instruction of described memorizer;
If there is the buffer memory instruction that multiple sign buffer memory is full, then according to predetermined priority policy, it is determined that the memorizer being read.
According to a further aspect in the invention, disclosing a kind of code multiplexing device, this device includes:
Multiple memorizeies, are respectively used to each road in storage multipath input data;
Coding module, for being encoded the input data read from memorizer;
Control module, indicate for the buffer memory according to memorizer, it is determined that the memorizer read by described coding module; According to described coding module to input data coding, for the memorizer allocated code mark being read.
Preferred as said apparatus, also includes: memory control module, and for determining the writing rate to memorizer and reading rate, described reading rate is more than said write speed.
Preferred as said apparatus, described control module polls judges the buffer memory instruction of the plurality of memorizer; If there is the buffer memory instruction that multiple instruction buffer memory is full, then according to predetermined priority policy, it is determined that the memorizer being read.
Further aspect according to the present invention, discloses a kind of code multiplexing unit state control method, this condition control method, including:
Original state, utilizes each road in multiple memorizer storage multipath input data;
Polling status, poll judges buffer memory instruction in the plurality of memorizer;
Reading state, according to the buffer memory instruction that buffer memory is full, reads the memorizer of the buffer memory instruction that described buffer memory is full;
The data read from memorizer are encoded, proceed to original state after end-of-encode by waiting state.
Preferred as said method, also includes:
Occupied state, the data for the memorizer that storage is full are filled with, and proceed to reading state.
The present invention is compared with prior art, it is achieved that the equilibrium of coding resource, alleviates the problem that resources occupation rate is high when multiple users are used in conjunction with a coding module, it is achieved that the multiplexing to coding module.
Accompanying drawing explanation
Fig. 1 is embodiment of the present invention code multiplexing device schematic diagram;
Fig. 2 is embodiment of the present invention coding multiplexing method flow chart;
Fig. 3 is embodiment of the present invention code multiplexing unit state control method flow chart.
Detailed description of the invention
The description provided with reference to the accompanying drawings is adapted to assist in multiple embodiments of the disclosure that understanding limits comprehensively such as claims and equivalent thereof. The multiple details that include be adapted to assist in understanding are described below, but these details are considered as being merely illustrative of. Therefore, it will be understood by those skilled in the art that when without departing substantially from the disclosure spirit and scope, it is possible to multiple embodiments described herein are made various change and amendment. It addition, for clarity and conciseness, the description of known function and structure may be omitted.
The term used in following description and claims and word are not limited to its literal meaning, and are only that inventor is for making it possible to clear and as one man understanding the disclosure. Therefore, it will be apparent for a person skilled in the art that the description of following multiple embodiments of this disclosure is only for purposes of illustration, rather than be used for the disclosure limited as appended claims and equivalent thereof limit.
The statement such as " including " and " can include " being likely to herein use represents the function disclosed in existing, operation and element, but is not limiting as one or more additional function, operation and element. In the disclosure, term such as " including " and/or " having " may be interpreted as expression a certain characteristic, quantity, step, operation, element, components or groups thereof, and should not be construed as to get rid of and also have other characteristics one or more, quantity, step, operation, element, the existence of components or groups thereof or probability.
Additionally, in the disclosure, the statement of "and/or" includes any combination of listed correlation word and all combinations. Such as, the statement of " A and/or B " can include A, it may include B, maybe can include A and B.
Although the statement of such as " first " and " second " can modify each element of the disclosure in the disclosure, but it is not limiting as these element. Such as, the order being not limiting as element presented above and/or importance. On the contrary, presented above only for an element is separated with other element regions. Such as, although first user equipment and the second subscriber equipment represent different subscriber equipmenies, but both of which is subscriber equipment. Again such as, when without departing substantially from the disclosure scope, the first element can be described as the second element, and the second element also can be called the first element similarly.
It is described as " connected " to miscellaneous part or by miscellaneous part " access " at parts, it is thus understood that not only these parts may be connected directly to miscellaneous part or accessed by miscellaneous part, and can presence bit another parts therebetween. On the other hand, when parts are described as " being directly connected to " to miscellaneous part or by miscellaneous part " directly access ", it is thus understood that be absent from any parts therebetween. In the disclosure, term used is only used for describing detailed description of the invention, it is not intended that the restriction disclosure. Unless expressly stated otherwise in context, singulative is intended to include plural form.
Hereinafter, the code multiplexing device according to the multiple embodiment of the disclosure is described with reference to the accompanying drawings. Including according to the multiple embodiment of the disclosure for realize LDPC coding multiplexer and have the coded method similar with LDPC such as RS coding, convolutional encoding multiplexer. It will be appreciated by those skilled in the art that, in embodiment disclosed by the invention, different coded methods is only for realizing the coded treatment to data, realize the module of this coding accordingly also for realizing this encoding function, therefore, embodiment of the present invention scope applicatory is not restricted because of the difference of coded system.
Fig. 1 is embodiment of the present invention code multiplexing device schematic diagram.
With reference to Fig. 1, including the multiple memorizeies for receiving input data of not going the same way, to memorizer inputs the coding module that data are encoded, and memorizer and coding module are carried out the control module of overall control.
In embodiments of the present invention, above-mentioned memorizer is configured with multiple, and namely at least above 2, each can be respectively used to receive road input data, and this road input data received are stored. The data of the input do not gone the same way may be from multiple external equipment, it is possible to is identified as different users, thus each road can be inputted data to think have a common Data Source. In an embodiment of the present invention, memorizer is implemented as form of FIFO, and namely input data are by the write memorizer of order, and read from memorizer according to the form of FIFO from memorizer. Adopt FIFO realize input data are carried out buffer memory be easy to when encoding operation the input data of storage and read smoothly. But, it will also be understood by the skilled reader that the memorizer of other forms is readily adaptable for use in storage input data, be not limited solely to form of FIFO.
Coding module is for being encoded according to the coded system of coding module set in advance input data, the embodiment of the present invention is not produced restriction by coded system described above, therefore, can preset to input data carry out multiple interchangeable forms such as LDPC coding, Turbo coding, RS coding. In embodiments of the present invention, coding module implements encoding operation under the control controlling module.
Controlling module and the operations of memorizer and coding module is carried out overall control, under the control controlling module, each memorizer receives the multipath input data from this device externally input, and a memorizer carries out buffer memory for a road is inputted data. Control module according to the buffer memory instruction of each memorizer, the storage state in memorizer to be judged, determine whether the input data of buffer memory in certain memorizer are read out. After determining the reading to certain memorizer, coding module the data in this memorizer are read in, and be encoded. After coding module completes the first encoding to the input data read in, control module and continue the storage state of memorizer is judged.
Fig. 2 is embodiment of the present invention coding multiplexing method flow chart.
With reference to Fig. 2, in step s 201, input data are received by each in memorizer, and will receive input data buffer storage in memory, as it has been described above, in embodiments of the present invention, memorizer adopts the input data that form of FIFO buffer memory receives. Each in multiple memorizeies may correspond to one and comes from outside and produce the user of input data. In the present embodiment, the speed of the input data of write memorizer can be controlled, thus ensureing that the speed of this write memorizer and the speed reading data from memorizer do not clash, this conflict refers to should ensure that memorizer is because writing rate is not excessive, and read-out speed is too small and the data in memorizer are occurred like when can not get coded treatment in situation about overflowing. Such as, in an attainable embodiment, set the writing rate maximum as (representing the label corresponding to difference input) as 1Mbps, when number of users n, bandwidth (therefore the data volume in write memorizer) according to this writing rate and writing rate determines the reading rate to memorizer, thus ensureing to be read out for the data encoded within the time set.
In step S202, control the module buffer memory instruction to memorizer and judge. The buffer memory instruction of memorizer is for reacting the storage state in memorizer, for instance can set the buffer memory instruction of memorizer for indicating the reading of this memorizer to enable signal. Such as, when reading the data in this memorizer, by buffer memory sign for reading to enable (1); And complete the digital independent to this memorizer, and when these data are encoded, then it is that non-reading enables (0) by buffer memory sign. By the judgement that each memory buffer is indicated such that it is able to ensure to read data in memorizer smoothly, and do not produce certain memorizer is being read data and corresponding data is encoded the operating collision being.
In step S203, when the generation judging certain memorizer in step S202 is denoted as the buffer memory instruction reading to enable (1), control coding module the data in this memorizer are read out, and by coding module, the data read are encoded according to predetermined coded system, during encoding, for this memorizer allocated code mark.
In the present invention, as a kind of extension of above-described embodiment, when determining, according to buffer memory instruction, the memorizer being read, control module and can adopt predetermined rule, check the buffer memory instruction of each memorizer, for instance the poll to each memorizer can be passed through, each memorizer is checked.
Further, for avoiding multiple memorizer to produce the buffer memory instruction that instruction memory buffer is full simultaneously, in improvable embodiment, the mode according to counting is indicated to be indicated the buffer memory of memorizer. Such as, after memory buffer is full, then produces a buffer memory instruction adopting numeral to indicate, and after completing the reading to this memorizer, buffer memory instruction is added 1. Thus can make to control module when getting the instruction of multiple buffer memory, can according to which memorizer the determination of buffer memory instruction reads, for instance, buffer memory indicate numerical value set priority orders from small to large, then when determining minimum buffering instruction, thus reading the memorizer of correspondence. Accordingly, after having read this memorizer, and when data therein are encoded, the sign being different from the instruction of this buffer memory is utilized to represent when memorizer is in non-reading enabled state. And current buffer memory instruction data are added 1, to ensure when judging next time, it is to avoid be repeated same memorizer all the time reading. Judging that each memorizer can adopt certain rule to judge each memorizer with this, for instance, the mode of poll can be adopted, each memorizer is sequentially carried out judgement. So that under the cooperation of buffer memory instruction and polling mode, it is ensured that the reading to respective memory.
By above steps, can make when the multipath input data from multiple users is encoded, by the selection of different memory and read corresponding data so that the use of coding module is obtained equilibrium. And ensure that input data are coded of promptness.
Fig. 3 is embodiment of the present invention code multiplexing unit state control method state transition schematic diagram.
With reference to Fig. 3, in the present embodiment, redirect, by state each in state machine, the control realized code multiplexing device, thus completing the coding to multipath input data.
In state machine, it may include following state:
Original state: in this condition, input data are received and buffer memory by memorizer.
Polling status: each memorizer adopts the mode of poll the storage state of each memorizer is judged.
Reading state: utilize in the digital independent determined in memorizer to coding module.
Waiting state: the data read are encoded by coding module.
Further, the difference according to the coded system adopted, may also include that
Occupied state: the data storing full memorizer are filled with.
Above-mentioned each state, can redirect under respective trigger condition, concrete reference Fig. 3.
In an initial condition, memorizer receives input data, and due to the seriality of data input, this state will be performed continuously over so that memorizer constantly receives input data.
When memorizer not being empty, then enter polling status, judged by each memorizer, it has been determined that and read the memorizer that storage is full. Under this polling status, memorizer is in storage data, but is absent from filling full situation.
When full memorizer is filled in existence, the memorizer full by the poll of memorizer can determine that the filling needing to be read data, thus jumping to reading state from polling status. And before proceeding to reading state, according to the fill rule of response, under occupied state, the data being read can be filled with.
By reading state, the coding module reading to data can be completed.
Coding module, after the reading of data is completed, proceeds to waiting state, under this state carries out circulation until the coding of data is completed.
By completing of above-mentioned each state, provide a kind of efficient control program for whole code multiplexing device, it is to avoid each sequence of modules carries out the inefficiency problem caused, and achieves the equilibrium to coding resource equally.
All or part of content in the technical scheme that above example provides can be realized by software programming, and its software program is stored in the storage medium that can read, storage medium such as: hard disk in computer, CD or floppy disk.
Note, above are only presently preferred embodiments of the present invention and institute's application technology principle. It will be appreciated by those skilled in the art that and the invention is not restricted to specific embodiment described here, various obvious change can be carried out for a person skilled in the art, readjust and substitute without departing from protection scope of the present invention. Therefore, although the present invention being described in further detail by above example, but the present invention is not limited only to above example, when without departing from present inventive concept, other Equivalent embodiments more can also be included, and the scope of the present invention is determined by appended right.
Claims (10)
1. a coding multiplexing method, it is characterised in that comprise the following steps:
Multiple memorizer is utilized to receive multipath input data respectively;
The memorizer being read is determined according to buffer memory instruction;
Input data in the described memorizer being read are encoded, and the memorizer allocated code mark being read described in being.
2. method as claimed in claim 1, it is characterised in that also including determining the writing rate to described memorizer and reading rate, described reading rate is more than said write speed.
3. method as claimed in claim 2, it is characterised in that the buffer memory capacity of described memorizer is more than the length of a Frame in input data.
4. method as claimed in claim 1, it is characterised in that described instruction according to buffer memory determines the memorizer being read, including:
Judge the buffer memory capacity of described memorizer;
If the buffer memory capacity of described memorizer is full, it is determined that for the memorizer being read.
5. method as described in claim 1 or 4, it is characterised in that described instruction according to buffer memory determines the memorizer being read, including:
Poll judges the buffer memory instruction of described memorizer;
If there is the buffer memory instruction that multiple sign buffer memory is full, then according to predetermined priority policy, it is determined that the memorizer being read.
6. a code multiplexing device, it is characterised in that including:
Multiple memorizeies, are respectively used to each road in storage multipath input data;
Coding module, for being encoded the input data read from memorizer;
Control module, indicate for the buffer memory according to memorizer, it is determined that the memorizer read by described coding module; According to described coding module to input data coding, for the memorizer allocated code mark being read.
7. device as claimed in claim 6, it is characterised in that also including: memory control module, for determining the writing rate to memorizer and reading rate, described reading rate is more than said write speed.
8. device as claimed in claim 6, it is characterised in that: described control module polls judges the buffer memory instruction of the plurality of memorizer; If there is the buffer memory instruction that multiple instruction buffer memory is full, then according to predetermined priority policy, it is determined that the memorizer being read.
9. a code multiplexing unit state control method, it is characterised in that including:
Original state, utilizes each road in multiple memorizer storage multipath input data;
Polling status, poll judges buffer memory instruction in the plurality of memorizer;
Reading state, according to the buffer memory instruction that buffer memory is full, reads the memorizer of the buffer memory instruction that described buffer memory is full;
The data read from memorizer are encoded, proceed to original state after end-of-encode by waiting state.
10. method as claimed in claim 9, it is characterised in that: also include:
Occupied state, the data for the memorizer that storage is full are filled with, and proceed to reading state.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410707108.4A CN105634505A (en) | 2014-11-27 | 2014-11-27 | Multiuser coding multiplexing method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410707108.4A CN105634505A (en) | 2014-11-27 | 2014-11-27 | Multiuser coding multiplexing method and device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105634505A true CN105634505A (en) | 2016-06-01 |
Family
ID=56049113
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410707108.4A Pending CN105634505A (en) | 2014-11-27 | 2014-11-27 | Multiuser coding multiplexing method and device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105634505A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111338896A (en) * | 2020-02-23 | 2020-06-26 | 苏州浪潮智能科技有限公司 | State machine state monitoring processing method and system based on FPGA |
| CN111600614A (en) * | 2020-06-04 | 2020-08-28 | 北京润科通用技术有限公司 | 3/4 code rate encoding and decoding method, device and system based on continuous frames |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1399472A (en) * | 2001-07-23 | 2003-02-26 | 三星电子株式会社 | Multichannel image coding device and method |
| CN1957533A (en) * | 2004-05-27 | 2007-05-02 | 松下电器产业株式会社 | Viterbi decoding apparatus and viterbi decoding method |
| CN101226510A (en) * | 2007-01-18 | 2008-07-23 | 华硕电脑股份有限公司 | Computer equipment and host equipment thereof as well as build-up flash memory device thereof |
-
2014
- 2014-11-27 CN CN201410707108.4A patent/CN105634505A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1399472A (en) * | 2001-07-23 | 2003-02-26 | 三星电子株式会社 | Multichannel image coding device and method |
| CN1957533A (en) * | 2004-05-27 | 2007-05-02 | 松下电器产业株式会社 | Viterbi decoding apparatus and viterbi decoding method |
| CN101226510A (en) * | 2007-01-18 | 2008-07-23 | 华硕电脑股份有限公司 | Computer equipment and host equipment thereof as well as build-up flash memory device thereof |
Non-Patent Citations (2)
| Title |
|---|
| 张荣标等编著: "《微型计算机原理与接口技术 第2版》", 30 April 2009 * |
| 李捍东主编: "《微机原理与接口技术》", 31 October 2004 * |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111338896A (en) * | 2020-02-23 | 2020-06-26 | 苏州浪潮智能科技有限公司 | State machine state monitoring processing method and system based on FPGA |
| CN111338896B (en) * | 2020-02-23 | 2022-05-31 | 苏州浪潮智能科技有限公司 | State machine state monitoring processing method and system based on FPGA |
| CN111600614A (en) * | 2020-06-04 | 2020-08-28 | 北京润科通用技术有限公司 | 3/4 code rate encoding and decoding method, device and system based on continuous frames |
| CN111600614B (en) * | 2020-06-04 | 2023-09-05 | 北京润科通用技术有限公司 | Coding and decoding method, device and system based on 3/4 code rate of continuous frames |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105684316B (en) | Polar code encoding method and device | |
| CN105302659B (en) | More error correcting code code word sizes in solid-state devices | |
| CN109120276B (en) | The method of information processing, communication device | |
| CN108400838B (en) | Data processing method and device | |
| CN108809506B (en) | Coding method and device | |
| CN109889205B (en) | Coding method and system, decoding method and system, coding and decoding method and system | |
| CN105513638B (en) | Data storage device and data access method thereof | |
| US10430975B2 (en) | Advanced k-D tree encoding for point clouds by most significant axis selection | |
| JP7321208B2 (en) | Polar code rate matching method and apparatus | |
| JP6346123B2 (en) | Controller and control method | |
| US9502104B2 (en) | Multi-level cell (MLC) non-volatile memory data reading method and apparatus | |
| CN107680626A (en) | Method and apparatus for improving flash memories storage delay and robustness | |
| CN107801044B (en) | Backward adaptive device and correlation technique | |
| CN105634505A (en) | Multiuser coding multiplexing method and device | |
| CN104240747A (en) | Multimedia data acquisition method and device | |
| US9407291B1 (en) | Parallel encoding method and system | |
| KR102058499B1 (en) | Semiconductor memory system including reed-solomon low density parity check decoder and read method thereof | |
| CN104185952A (en) | Processing elementary check nodes of iterative decoder | |
| US8380897B2 (en) | Host computer, computer terminal, and card access method | |
| US10477245B2 (en) | Methods and devices for coding and decoding depth information, and video processing and playing device | |
| CN105022609A (en) | Data shuffling method and data shuffling unit | |
| WO2018141292A1 (en) | Data processing method and device | |
| US8508391B1 (en) | Code word formatter of shortened non-binary linear error correction code | |
| CN102682772A (en) | Data sending method, data receiving method, data sending equipment and data receiving equipment | |
| KR101449750B1 (en) | Apparatus and method for generating a low density parity check code |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160601 |
|
| RJ01 | Rejection of invention patent application after publication |