CN103412835A - Group synchronization serial bus method and system - Google Patents
Group synchronization serial bus method and system Download PDFInfo
- Publication number
- CN103412835A CN103412835A CN2013101617860A CN201310161786A CN103412835A CN 103412835 A CN103412835 A CN 103412835A CN 2013101617860 A CN2013101617860 A CN 2013101617860A CN 201310161786 A CN201310161786 A CN 201310161786A CN 103412835 A CN103412835 A CN 103412835A
- Authority
- CN
- China
- Prior art keywords
- bus
- equipment
- synchronous serial
- device cluster
- dynabus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Information Transfer Systems (AREA)
Abstract
The invention relates to a group synchronization serial bus method and system. The method includes the following steps that 1, equipment of a primary synchronization serial equipment group or equipment of a secondary synchronization serial equipment group sends application information to a dynamic bus allocator; 2, the dynamic bus allocator receives the application information, detects the idle condition of opposite end equipment, and enables an application equipment bus to be connected to a synchronization serial bus of idle equipment; 3, the equipment of the secondary synchronization serial equipment group or the equipment of the primary synchronization serial equipment group responds; 4, data are transmitted to the synchronization serial bus of the opposite end equipment connected with the dynamic bus allocator; 5, the equipment of the primary synchronization serial equipment group and the equipment of the secondary synchronization serial equipment group return to the idle condition. Therefore, data transmission of asymmetrical group synchronization serial buses is achieved, and both an equipment bus of a primary group and an equipment bus of a secondary group can launch applications.
Description
Technical field
The present invention relates to a kind of group synchronization universal serial bus method and system, belong to the microcomputer application.
Background technology
At present computing machine and peripheral hardware to be connected bus a lot, modal computing machine parallel bus comprises data bus, address bus and control bus (reading and writing, enable, sheet choosing, direction, address are effective etc.).Universal serial bus comprises I
2C, SPI, USB, SATA etc.;
Wherein the SPI synchronous serial bus is common for the be connected bus of CPU with peripheral components, and its major advantage is:
1. three connecting lines or four connecting lines are realized data transmission, and circuit is simple, and speed is higher;
2. point-to-point being fixedly connected with, simple in structure, realize that cost is low;
Its shortcoming is, fixing point-to-point interconnection is when a plurality of SPI trunking mode work, a plurality of peripheral hardwares just need a plurality of corresponding interfaces that are attached thereto and corresponding buffer zone or internal memory, and usually spi bus communication free time be greater than the transmission time, just caused the waste of the communication resource and internal memory.
Group SPI(synchronous serial interface) bus structure:
One, single spi bus:
Single SPI interface bus is comprised of 3 signal wires, comprises clock, input, output, or four signal wires compositions, comprises selection, clock, input, output; Connected mode as shown in Figure 1, main equipment output synchronous clock wherein, output connects from the equipment input, input connects from equipment output, from equipment according to clock or select signal wire and the clock indication receives or send data.The SPI data transmission of 8bit of take is example, and as shown in Figure 2, namely the clock rising edge sends data to its sequential relationship, and negative edge receives data, thereby completes bidirectional data exchange;
Two, group's spi bus:
Group SPI(GSPI) bus is by a plurality of main equipments and a plurality of master and slave two clusters that form from equipment, adopt between any two SPI to carry out data transmission, as shown in Figure 3, between the SPI interface of master and slave equipment, adopt while being mutually permanently connected in twos, be equivalent to the interconnected in twos of a plurality of SPI equipment, the group who forms is reciprocity SPI group.Be that quantity is identical, annexation is also fixing.
Summary of the invention
The objective of the invention is, for the deficiencies in the prior art, provide a kind of simple in structure, dirigibility is strong, and saves the group synchronization universal serial bus method of the dynamic assignment of communication interface and memory source.
The technical scheme that the present invention solves the problems of the technologies described above is as follows: a kind of group synchronization universal serial bus method specifically comprises the following steps:
Step 1: main synchronous serial device cluster or send request information to the device bus from synchronous serial device cluster or main synchronous serial device cluster from the device bus of synchronous serial device cluster, described main synchronous serial device cluster comprises that at least one is connected to the main synchronous serial bus equipment of dynabus divider; Described from the synchronous serial device cluster comprise at least one be connected to the dynabus divider from synchronous serial bus equipment;
Step 2: the dynabus divider detects in answering equipment whether the device bus that is in idle condition is arranged, if do not have, continue to detect until detect and be in idle device bus or the initiating equipment bus is returned to idle condition, stop application, the dynabus divider also stops detecting; If available free device bus in the answering equipment bus, the dynabus divider couples together the synchronous serial bus of the synchronous serial bus of initiating equipment and this free time answering equipment, and retain to connect until initiating equipment bus or answering equipment bus one of them turn back to idle condition; In case one of them turns back to idle condition initiating equipment bus or answering equipment bus, the dynabus divider disconnects the connection between two equipment that connected;
Described initiating equipment is to send request the main synchronous serial device cluster of information or from synchronous serial equipment, described answering equipment is the opposite equip. of initiating equipment.
Step 3: the idle answering equipment bus be connected detects the application status of initiating equipment, enters response status and prepares data transmission.In the initiating equipment bus, enter application status, the answering equipment bus carry out step 4 after entering response status;
Step 4: initiating equipment bus and answering equipment bus enter transmission state, and carry out man-to-man data transmission, to end of transmission (EOT), carry out steps 5;
Step 5: initiating equipment bus and answering equipment bus are returned to idle condition.
The invention has the beneficial effects as follows: a kind of group synchronization universal serial bus method of the present invention is simple, the transmitted in both directions structure that maintenance can original SPI synchronous serial bus; In the situation that do not increase the interactive signal line, still adopt the data transmission that completes asymmetrical group in the situation of each SPI synchronous serial bus interface signal line equal number; Interface structure is consistent with general SPI synchronous serial bus structure, and existing software, hardware only need be done a few modifications and can realize, are more suitable for FPGA(territory programmable logic array) use, and save the FPGA internal resource.
On the basis of technique scheme, the present invention can also do following improvement.
Further, data transmission described in described step 4 comprises carries out 8 bits, or 16 bits, or the transmission of the synchronous serial of 32 bits; Perhaps according to predetermined data length or form transmission.
Further, described dynabus divider connects respectively main synchronous serial device cluster and from the synchronous serial device cluster, and both are kept apart, according to transmission, need and whether opposite end is in that idle condition is carried out the device bus of main synchronous serial device cluster and from the connection one to one of the device bus of synchronous serial device cluster, or a plurality of such connection.
Further, described step 2 specifically comprises the following steps:
Step 2.1: the dynabus divider detects and allly to be connected to the dynabus divider, but is in the device bus disconnected, and is no matter main synchronous serial device cluster and from the synchronous serial device cluster, detects whether the device bus that is in application status is arranged; If have, step 2.2, if do not have, continue step 2.1;
Step 2.2: detect one by one the response apparatus bus that checks all connection dynabus dividers and whether have the device bus that is in idle condition, if exist, carry out step 2.3; Otherwise, continue step 2.2; Whether the bus that detects simultaneously initiating equipment turns back to free device, if so, carry out step 2.1, otherwise continues step 2.2;
Step 2.3: the bus that the dynabus divider will be in the initiating equipment of application status couples together with the bus that is in the answering equipment of idle condition, and enters step 2.4;
Step 2.4: detect one of the bus of the initiating equipment that has been in connection status and bus of answering equipment and whether turn back to idle condition, if so, carry out step 2.5, otherwise continue step 2,4;
Step 2.5: being connected between the bus that disconnects application equipment and the bus of answering equipment, ending step 2.
Further, the synchronous serial bus that comprises of described main synchronous serial device cluster is identical or different with the device synchronization universal serial bus quantity comprised from the synchronous serial device cluster.
Another object of the present invention is, for the deficiencies in the prior art, provide a kind of simple in structure, dirigibility is strong, and saves the group synchronization universal serial bus method of the dynamic assignment of communication interface and internal memory.
The technical scheme that the present invention solves the problems of the technologies described above is as follows: a kind of group synchronization serial bus system, it is characterized in that, and comprise main synchronous serial device cluster, from synchronous serial device cluster and dynabus divider;
Described main synchronous serial device cluster comprises that at least one is connected to the main synchronous serial bus equipment of dynabus divider;
Described from the synchronous serial device cluster comprise at least one be connected to the dynabus divider from synchronous serial bus equipment;
Described dynabus divider is located at main group synchronous serial equipment and between the group synchronization serial device, and, according to main group synchronous serial equipment with from the idle condition of the synchronous serial bus the group synchronization serial device, realize main group synchronous serial equipment and from the data transmission between the group synchronization serial device;
Described main group synchronous serial equipment is the set of main synchronous serial equipment, and main group synchronous serial equipment is the set from synchronous serial equipment
The invention has the beneficial effects as follows: a kind of group synchronization serial bus system of the present invention is simple in structure, the transmitted in both directions structure that maintenance can original SPI synchronous serial bus; In the situation that do not increase the interactive signal line, still adopt the data transmission that completes asymmetrical group in the situation of each SPI synchronous serial bus interface three line or four lines; Interface structure is consistent with general SPI synchronous serial bus structure, selection, input, output, clock remain unchanged, existing software, hardware only need be done a few modifications and can realize, are more suitable for FPGA(territory programmable logic array) use, and save the FPGA internal resource.
On the basis of technique scheme, the present invention can also do following improvement.
Further, described application equipment can be the equipment of main synchronous serial device cluster, can be also the equipment from the synchronous serial device cluster; When main synchronous serial device cluster bus is initiated application, be answering equipment from the equipment of synchronous serial device cluster; Otherwise when from synchronous serial device cluster bus, initiating application, main synchronizer group's equipment is answering equipment.
Further, the duty of described synchronous serial bus equipment comprises idle condition, application status, response status and transmission state;
Described idle condition is that the synchronous serial bus of initiating equipment or answering equipment is in the free time, both without data transmission, does not also prepare to carry out data transmission;
Described application status is the synchronous serial bus of initiating equipment need to transmit data the time, sends the state after application;
Described response status is after the answering equipment synchronous serial bus sends answer signal, for preparing the state of transmission data;
Described transmission state is after initiating equipment and answering equipment synchronous serial complete application, reply, the state while sending data to opposite equip..
A kind of asymmetrical group spi bus structure of group synchronization serial bus system can saving resource in a lot of application scenarios, and these resources comprise:
Transmission line: number of devices be N main group synchronous serial bus and quantity be M from the transmission system that the group synchronization universal serial bus forms, at N during M, the dynabus divider is placed on the N end, transmission line quantity is 3xM; During N<M, the dynabus divider is placed on the M end, and transmission line quantity is 3xN.Namely according to the little end of quantity, calculate transmission line.In the situation that resource anxieties such as circuit, interfaces, effectively complete the data transmission of a plurality of end points;
Memory source: no matter be to receive or send, all need to be provided with data buffering, in the situation that embed, designing, memory source is few, effectively saving resource;
SPI interface resource: in the situation that in embedding design, the SPI resource is few, can effectively save the SPI interface resource;
Improve line efficiency: in the situation that the SPI transmitted data amount is little, can improve line efficiency, reduce wiring, also guarantee the transmitting of data simultaneously.
The accompanying drawing explanation
Figure 1A is three line list synchronous serial bus SPI annexation figure in prior art;
Figure 1B is four line list synchronous serial bus SPI annexation figure in prior art;
Fig. 2 A is three line list synchronous serial bus sequential charts in prior art;
Fig. 2 B is four line list synchronous serial bus sequential charts in prior art;
Fig. 3 is reciprocity group synchronization universal serial bus johning knot composition in prior art;
Fig. 4 is a kind of group synchronization universal serial bus method flow diagram of the present invention;
Fig. 5 is a kind of group synchronization serial bus system structural drawing of the present invention;
Fig. 6 is a kind of group synchronization serial bus system structural drawing of the specific embodiment of the invention 1;
Fig. 7 be the specific embodiment of the invention 1 by idle condition to the application status sequential chart;
Fig. 8 be the specific embodiment of the invention 1 by application status to the response status sequential chart;
Fig. 9 is the specific embodiment of the invention 1 transmission state sequential chart;
Figure 10 is a kind of group synchronization serial bus system structural drawing of the specific embodiment of the invention 2;
Figure 11 be the specific embodiment of the invention 2 by idle condition to the application status sequential chart;
Figure 12 be the specific embodiment of the invention 2 by application status to the response status sequential chart;
Figure 13 is the specific embodiment of the invention 2 transmission state sequential charts;
In accompanying drawing, the list of parts of each label representative is as follows:
1, main group synchronous serial equipment, 2, from the synchronous serial device cluster, 3, the dynabus divider.
Embodiment
Below in conjunction with accompanying drawing, principle of the present invention and feature are described, example, only be used to explaining the present invention, is not intended to limit scope of the present invention.
As shown in Figure 6, a kind of described group synchronization universal serial bus method of the specific embodiment of the invention 1, each spi bus adopts three line SPI modes, specifically comprises the following steps:
Step 1: during idle condition, input IN, output OUT signal are high level, and namely MISO, MOSI are high level, and clock signal clk is low level; Initiating equipment sends application information. and while entering application status, being MOSI by data output signal line OUT(main equipment, is MISO from equipment) be pulled to low level.As shown in Figure 7.
Step 2: dynabus divider 3 receives application informations, detects whether available free state of other end synchronous serial equipment, if exist, carry out step 3; Otherwise, carry out step 2;
Step 3: three SPI signal wires of initiating equipment are connected with three spi bus of free device, and namely CLK connects CLK, and OUT connects IN, and IN connects OUT.Carry out step 4.
Step 4: answering equipment detects the application of initiating equipment, and namely input signal cable is low level, and the response bus application drags down the output end signal line (main equipment is MOSI, is MISO from equipment) that is connected to initiating equipment input end IN, enters response status; As shown in Figure 8.Carry out step 5.
Step 5: initiating equipment and answering equipment enter transmission state, and main equipment is initiated bus transfer, and namely when clock signal, the output data also receive the data of input end, and indication receives, sends data according to clock from equipment, as shown in Figure 9.Be illustrated as 8bit data length transmission time sequence, can transmit according to a preconcerted arrangement 16 bits, 32 bits or other data length of arranging in advance.
Step 6: after the data length of agreement is transmitted, finish transmission, initiating equipment and answering equipment all return to idle condition, and namely clock is low level, and output signal separately is pulled to high level.As shown in Figure 9.
Step 7: dynabus divider 3, after initiating equipment or answering equipment being detected and entering idle condition, disconnects the connection of both sides' spi bus.
So far, once complete data transmission procedure completes, and has experienced the replying of application from initiating equipment, answering equipment, data transmission state and has been transmitted the process that turns back to idle condition.The dynabus divider has experienced from finding application, finding idle opposite equip. bus, connects both sides' bus, four steps of bus that disconnect that complete to be transmitted.
The synchronous serial bus quantity N that described main synchronous serial device cluster 1 comprises is identical or different with the synchronous serial bus quantity comprised from synchronous serial device cluster 2.
Described initiating equipment can be main synchronous serial device cluster 1, can be also from any one of synchronous serial device cluster 2.
The described another kind of group synchronization serial bus system of the specific embodiment of the invention 2, as shown in figure 10.Adopt 4 line spi bus, be respectively and select signal SS, data line MOSI, data line MISO and clock signal clk, specifically comprise the following steps:
Step 1: during idle condition, SS, MISO, tri-signals of MOSI are high level, and clock CLK is arbitrary state, and clock can be arranged, and also can there is no clock, can be high level, also can be low level.When initiating equipment sends application information, data output signal end (main equipment is MOSI, is MISO from equipment) is pulled to low level.As shown in figure 11.
Step 2: dynabus divider 3 receives application informations, detects whether available free state of other end synchronous serial equipment, if exist, carry out step 3; Otherwise, carry out step 2;
Step 3: four SPI signal wires of initiating equipment are connected with four spi bus of free device, carry out steps 4.
Step 4: answering equipment detects the application of initiating equipment, and namely input signal cable is low level, and the response bus application, the output end signal line is dragged down to (main equipment is MOSI, is MISO from equipment), enters response status, as shown in figure 12.Carry out step 5
Step 5: initiating equipment and answering equipment enter transmission state, main group equipment is initiated bus transfer, namely drags down the SS signal wire, output data receive the data of input end in the time of clock signal CLK, indication receives, sends data according to clock from equipment, as shown in figure 13.Be illustrated as 8bit data length transmission time sequence, can transmit according to a preconcerted arrangement 16 bits, 32 bits or other data length of arranging in advance.
Step 6: after the data length of agreement is transmitted, finish transmission, initiating equipment and answering equipment all return to idle condition, and namely SS and output signal separately are pulled to high level, and clock signal is any.As shown in figure 13.
Step 7: the dynabus divider, after initiating equipment or answering equipment being detected and entering idle condition, disconnects the connection of both sides' spi bus.
So far, once four complete line SPI data transmission procedures complete, and have experienced the replying of application from initiating equipment, answering equipment, data transmission state and have been transmitted the process that turns back to idle condition.Dynabus divider 3 has experienced from finding application, finding idle opposite equip. bus, connects both sides' bus, four steps of bus that disconnect that complete to be transmitted.
The synchronous serial bus quantity N that described main synchronous serial device cluster 1 comprises is identical or different with the synchronous serial bus quantity M comprised from the synchronous serial device cluster.
Described initiating equipment can be the equipment of main synchronous serial device cluster 1, can be also the equipment from synchronous serial device cluster 2.
Distribution method and principle are:
The available free equipment in opposite end, namely reply;
A plurality of applications, adopt the multiprocessing logic, and first to file person first replys;
During a plurality of free device, distribute according to idle order, first idle person first distributes.Or, according to the principle of numerical order, first distribute large number or little number;
Opposite end is without in the free device situation, hold mode, wait for idle, application equipment can arrange the application timeout mechanism, surpass the realization of setting and do not obtain effective response, return to idle condition, the dynabus divider finds that initiating equipment returns to idle condition simultaneously, also finishes simultaneously searching the opposite end free time.
The foregoing is only preferred embodiment of the present invention, in order to limit the present invention, within the spirit and principles in the present invention not all, any modification of doing, be equal to replacement, improvement etc., within all should being included in protection scope of the present invention.
Claims (8)
1. a group synchronization universal serial bus method, is characterized in that, specifically comprises the following steps:
Step 1: main synchronous serial device cluster or send request information to the device bus from synchronous serial device cluster or main synchronous serial device cluster from the device bus of synchronous serial device cluster, described main synchronous serial device cluster comprises that at least one is connected to the main synchronous serial bus equipment of dynabus divider; Described from the synchronous serial device cluster comprise at least one be connected to the dynabus divider from synchronous serial bus equipment;
Step 2: the dynabus divider detects in answering equipment whether the device bus that is in idle condition is arranged, if do not have, continue to detect until detect and be in idle device bus or the initiating equipment bus is returned to idle condition, stop application, the dynabus divider also stops detecting; If available free device bus in the answering equipment bus, the dynabus divider couples together the synchronous serial bus of the synchronous serial bus of initiating equipment and this free time answering equipment, and retain to connect until initiating equipment bus or answering equipment bus one of them turn back to idle condition; In case one of them turns back to idle condition bus or answering equipment bus, the dynabus divider disconnects the connection between two equipment that connected; Described initiating equipment is to send request the main synchronous serial device cluster of information or from synchronous serial equipment, described answering equipment is the opposite equip. of initiating equipment;
Step 3: the idle answering equipment bus be connected detects the application status of initiating equipment, enters response status and prepares data transmission.In the initiating equipment bus, enter application status, the answering equipment bus carry out step 4 after entering response status;
Step 4: initiating equipment bus and answering equipment bus enter transmission state, and carry out man-to-man data transmission, to end of transmission (EOT), carry out steps 5;
Step 5: initiating equipment bus and answering equipment bus are returned to idle condition.
2. a kind of group synchronization universal serial bus method according to claim 1, is characterized in that, data transmission described in described step 4 comprises carries out 8 bits, or 16 bits, or the transmission of the synchronous serial of 32 bits; Perhaps according to predetermined data length or form transmission.
3. a kind of group synchronization universal serial bus method according to claim 2, it is characterized in that, described dynabus divider connects respectively main synchronous serial device cluster and from the synchronous serial device cluster, and both are kept apart, according to transmission, need and whether opposite end is in that idle condition is carried out the device bus of main synchronous serial device cluster and from the connection one to one of the device bus of synchronous serial device cluster, or a plurality of such connection.
4. a kind of group synchronization universal serial bus method according to claim 3, is characterized in that, described step 2 specifically comprises the following steps:
Step 2.1: the dynabus divider detects and allly to be connected to the dynabus divider, but is in the device bus disconnected, and is no matter main synchronous serial device cluster and from the synchronous serial device cluster, detects whether the device bus that is in application status is arranged; If have, step 2.2, if do not have, continue step 2.1;
Step 2.2: detect one by one the response apparatus bus that checks all connection dynabus dividers and whether have the device bus that is in idle condition, if exist, carry out step 2.3; Otherwise, continue step 2.2; Whether the bus that detects simultaneously initiating equipment turns back to free device, if so, carry out step 2.1, otherwise continues step 2.2;
Step 2.3: the bus that the dynabus divider will be in the initiating equipment of application status couples together with the bus that is in the answering equipment of idle condition, and enters step 2.4;
Step 2.4: detect one of the bus of the initiating equipment that has been in connection status and bus of answering equipment and whether turn back to idle condition, if so, carry out step 2.5, otherwise continue step 2,4;
Step 2.5: being connected between the bus that disconnects application equipment and the bus of answering equipment, end.
5. according to a kind of described group synchronization universal serial bus method of claim 1-4 any one, it is characterized in that, the synchronous serial bus that described main synchronous serial device cluster comprises is identical or different with the device synchronization universal serial bus quantity comprised from the synchronous serial device cluster.
6. a group synchronization serial bus system, is characterized in that, comprises main synchronous serial device cluster, from synchronous serial device cluster and dynabus divider;
Described main synchronous serial device cluster comprises that at least one is connected to the main synchronous serial bus equipment of dynabus divider;
Described from the synchronous serial device cluster comprise at least one be connected to the dynabus divider from synchronous serial bus equipment;
Described dynabus divider is located at main group synchronous serial equipment and between the group synchronization serial device, and, according to main group synchronous serial equipment with from the idle condition of the synchronous serial bus the group synchronization serial device, realize main group synchronous serial equipment and from the data transmission between the group synchronization serial device.
7. a kind of group synchronization serial bus system according to claim 6, is characterized in that, described application equipment can be the equipment of main synchronous serial device cluster, can be also the equipment from the synchronous serial device cluster; When main synchronous serial device cluster bus is initiated application, be answering equipment from the equipment of synchronous serial device cluster; Otherwise when from synchronous serial device cluster bus, initiating application, main synchronizer group's equipment is answering equipment.
8. according to claim 6 or the described a kind of group synchronization serial bus system of 7 any one, it is characterized in that, the duty of described synchronous serial bus equipment comprises idle condition, application status, response status and transmission state;
Described idle condition is that the synchronous serial bus of initiating equipment or answering equipment is in the free time, both without data transmission, does not also prepare to carry out data transmission;
Described application status is the synchronous serial bus of initiating equipment need to transmit data the time, sends the state after application;
Described response status is after the answering equipment synchronous serial bus sends answer signal, for preparing the state of transmission data;
Described transmission state is after initiating equipment and answering equipment synchronous serial complete application, reply, the state while sending data to opposite equip..
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310161786.0A CN103412835B (en) | 2013-05-06 | 2013-05-06 | A kind of group synchronization universal serial bus method and system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310161786.0A CN103412835B (en) | 2013-05-06 | 2013-05-06 | A kind of group synchronization universal serial bus method and system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103412835A true CN103412835A (en) | 2013-11-27 |
| CN103412835B CN103412835B (en) | 2015-12-23 |
Family
ID=49605848
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310161786.0A Active CN103412835B (en) | 2013-05-06 | 2013-05-06 | A kind of group synchronization universal serial bus method and system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103412835B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105512070A (en) * | 2015-12-02 | 2016-04-20 | 中国电子科技集团公司第四十一研究所 | Control system based on serial bus |
| CN110209621A (en) * | 2019-06-10 | 2019-09-06 | 中航(深圳)航电科技发展有限公司 | A kind of data transfer control circuit |
| CN111585602A (en) * | 2020-04-30 | 2020-08-25 | 展讯通信（上海）有限公司 | Interface circuit and communication device |
| CN114153781A (en) * | 2021-11-25 | 2022-03-08 | 无锡众星微系统技术有限公司 | SSP connection management method and device |
| CN114780476A (en) * | 2022-04-15 | 2022-07-22 | 北京经纬恒润科技股份有限公司 | SPI time-sharing multiplexing circuit supporting multiple masters and multiple slaves |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1364264A (en) * | 1999-09-27 | 2002-08-14 | 皇家菲利浦电子有限公司 | Multi link layer to single physical layer interface in a node of a data communication system |
| CN101075220A (en) * | 2007-04-29 | 2007-11-21 | 北京中星微电子有限公司 | Simulator and method for bus arbitraction |
| US20080147926A1 (en) * | 2006-10-18 | 2008-06-19 | Mitac International Corp. | Interface conversion device |
| CN101661454A (en) * | 2009-10-16 | 2010-03-03 | 首都师范大学 | High-speed serial buss system capable of being dynamically reconfigured and control method thereof |
| US20110225339A1 (en) * | 2010-03-09 | 2011-09-15 | Chi-Ming Chen | Data transmission system and a programmable spi controller |
-
2013
- 2013-05-06 CN CN201310161786.0A patent/CN103412835B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1364264A (en) * | 1999-09-27 | 2002-08-14 | 皇家菲利浦电子有限公司 | Multi link layer to single physical layer interface in a node of a data communication system |
| US20080147926A1 (en) * | 2006-10-18 | 2008-06-19 | Mitac International Corp. | Interface conversion device |
| CN101075220A (en) * | 2007-04-29 | 2007-11-21 | 北京中星微电子有限公司 | Simulator and method for bus arbitraction |
| CN101661454A (en) * | 2009-10-16 | 2010-03-03 | 首都师范大学 | High-speed serial buss system capable of being dynamically reconfigured and control method thereof |
| US20110225339A1 (en) * | 2010-03-09 | 2011-09-15 | Chi-Ming Chen | Data transmission system and a programmable spi controller |
Non-Patent Citations (1)
| Title |
|---|
| 罗胜耘 等: "《高速可复用SPI总线的设计与实现》", 《青海科技》 * |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105512070A (en) * | 2015-12-02 | 2016-04-20 | 中国电子科技集团公司第四十一研究所 | Control system based on serial bus |
| CN105512070B (en) * | 2015-12-02 | 2018-07-06 | 中国电子科技集团公司第四十一研究所 | A kind of control system based on universal serial bus |
| CN110209621A (en) * | 2019-06-10 | 2019-09-06 | 中航(深圳)航电科技发展有限公司 | A kind of data transfer control circuit |
| CN111585602A (en) * | 2020-04-30 | 2020-08-25 | 展讯通信（上海）有限公司 | Interface circuit and communication device |
| CN111585602B (en) * | 2020-04-30 | 2021-11-30 | 展讯通信（上海）有限公司 | Interface circuit and communication device |
| CN114153781A (en) * | 2021-11-25 | 2022-03-08 | 无锡众星微系统技术有限公司 | SSP connection management method and device |
| CN114780476A (en) * | 2022-04-15 | 2022-07-22 | 北京经纬恒润科技股份有限公司 | SPI time-sharing multiplexing circuit supporting multiple masters and multiple slaves |
| CN114780476B (en) * | 2022-04-15 | 2024-03-22 | 北京经纬恒润科技股份有限公司 | SPI time-sharing multiplexing circuit supporting multiple masters and multiple slaves |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103412835B (en) | 2015-12-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103412835A (en) | Group synchronization serial bus method and system | |
| US9639409B2 (en) | Device and method for communicating between cores | |
| CN103617138A (en) | Multi-mainframe arbitration method and multi-mainframe communication system | |
| CN101312302B (en) | Parallel signal transmission method of uninterrupted power source | |
| CN105677608B (en) | A kind of how main RS485 bus arbitration method and system | |
| KR101720134B1 (en) | Bus bridge apparatus | |
| CN102541779B (en) | System and method for improving direct memory access (DMA) efficiency of multi-data buffer | |
| CN102664918B (en) | Blade server control method and console | |
| CN102841869A (en) | Multi-channel I2C controller based on FPGA | |
| CN107766267B (en) | Arbitration method and system for I2C bus | |
| EP3644192B1 (en) | Master chip, slave chip, and dma transfer system between chips | |
| CN103634417A (en) | Method for allocating node addresses and computer network architecture | |
| CN101261613B (en) | Image processor team interface bus | |
| CN103077139B (en) | Use integrated circuit and the control method thereof of internal integrate circuit bus | |
| CN102253916B (en) | Double-end double-channel first in first out (FIFO) for synchronous-to-asynchronous conversion | |
| CN102841875A (en) | Host computer with intelligent bus interface and security system | |
| CN106528475A (en) | Multi-channel computer system supporting single octal and dual quad dynamic partition | |
| CN103457880A (en) | Switch system and method of operating a switch | |
| CN209860929U (en) | Communication bus structure | |
| CN113051213A (en) | Processor, data transmission method, device and system | |
| CN104679701A (en) | Data transmission device and data transmission method | |
| KR100921504B1 (en) | Apparatus and method for communication between processors in Multiprocessor SoC system | |
| US10565157B1 (en) | I2C data communication system and method applied between multiple master devices | |
| TWI724608B (en) | Microcontroller architecture and data reading method in architecture | |
| CN113204438B (en) | Inter-core communication method and system of AMP (analog to digital) system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |