CN103063942A - Cycle detection method of HB 6096 bus interface - Google Patents

Cycle detection method of HB 6096 bus interface Download PDF

Info

Publication number
CN103063942A
CN103063942A CN2012104584351A CN201210458435A CN103063942A CN 103063942 A CN103063942 A CN 103063942A CN 2012104584351 A CN2012104584351 A CN 2012104584351A CN 201210458435 A CN201210458435 A CN 201210458435A CN 103063942 A CN103063942 A CN 103063942A
Authority
CN
China
Prior art keywords
bus
bus transceiver
detection method
analog switch
transceiver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2012104584351A
Other languages
Chinese (zh)
Other versions
CN103063942B (en
Inventor
贾宏兵
李晓明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Aviation Electric Co Ltd
Original Assignee
Shanghai Aviation Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Aviation Electric Co Ltd filed Critical Shanghai Aviation Electric Co Ltd
Priority to CN201210458435.1A priority Critical patent/CN103063942B/en
Publication of CN103063942A publication Critical patent/CN103063942A/en
Application granted granted Critical
Publication of CN103063942B publication Critical patent/CN103063942B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Debugging And Monitoring (AREA)
  • Small-Scale Networks (AREA)

Abstract

The invention relates to a cycle detection method of an HB 6096 bus interface. An analog switch is arranged between external cross-linking equipment and a bus transceiver, and accordingly a bus receiving end of the bus transceiver is disconnected from outside. A bus sending signal output by a sending drive module is sent to the receiving end of the bus transceiver in a feedback mode, and detection of the sending drive module is achieved. The cycle detection method of the HB 6096 bus interface has the advantages that equipment is disconnected from the external cross-linking equipment when in a power-on stage or a cycle detection stage, and therefore reliability of data detection of the bus transceiver is improved, and meanwhile detection of the sending drive module is added.

Description

The cycle detection method of HB6096 bus interface
Technical field
The present invention relates to a kind of embedded type bus interface and detect control technology, be particularly related to a kind of HB6096 bus interface cycle detection method for Aircraft electric system comprehensive warning equipment, be widely used in each airborne equipment of Aircraft electric system, the equipment of non-avionics system, avionics system is crosslinked by the HB6096 bus on the machine, transmits all kinds of flight control informations, atmosphere data information, Electromechanical Control information, warning information, status information and maintenance information etc.
Background technology
Along with the aircraft airborne functions of the equipments are more and more, complexity is more and more higher, the exchanges data amount is increasing, the discrete signal that in the past used is crosslinked can not to satisfy request for utilization, the crosslinked interface of all kinds of buses begins playing the part of more and more important effect, as: 1553B bus, HB6096 bus, IEEE1394 bus, CAN bus etc.The HB6096 bus interface is used widely in airborne equipment, for the exchanges data that realizes all kinds of airborne equipments and crosslinked.Cycle detection for the HB6096 bus becomes more and more important.
The functional block diagram of HB6096 bus transceiver (DEI1016, DEI0429 protocol chip) is seen Fig. 1.Described bus transceiver comprises two received code modules that are connected with host interface, a transmission coding module and a control register.Based on this functional block diagram, its testing process is as follows: write self check survey control word by " host interface " in " control register ", bus transceiver can automatic data with " transmission coding module " rear end be passed to two " received code module " front ends, one of them " received code module " input end has carried out complement arithmetic to data, so two " received code module " received data complements." the transmitting-receiving control signal " of processor by " host interface " reaches and compares after " data bus " reads, thereby judges the state of transceiver.
There are following two shortcomings in this detection:
The first, the communication data between " HB6096 accepts 0 " and " HB6096 accepts 1 " and the outside cross-linking apparatus can affect the certainly detection data of two " received code " modules, thereby affects normal self-checking detection process;
The second, self-checking detection process can't detect " send and drive ".
Summary of the invention
The object of the invention is to propose a kind of cycle detection method of HB6096 bus interface, by writing to DEI1016 from detecting order, control DEI1016 is connected to respectively two with output channel and accepts passage, two data complements of accepting passage, thus judge whether the HB6096 bus interface exists fault.
To achieve these goals, technical scheme of the present invention is as follows: a kind of cycle detection method of HB6096 bus interface, described HB6096 bus interface is connected with outside cross-linking apparatus, described HB6096 bus interface comprises bus transceiver, the transmission driver module that is connected with bus transceiver, described bus transceiver is connected with CPU by interface device, be provided with level switch module between described bus transceiver and the interface device, it is characterized in that between described bus transceiver and outside cross-linking apparatus, analog switch being set, the control end of described analog switch is connected with CPU by control line, the output terminal of described transmission driver module is connected with the feedback receiving end of analog switch, this detection method may further comprise the steps: A, the disconnection of control simulation switch is connected with outside cross-linking apparatus, survey control word by in bus transceiver, writing self check, the data that bus transceiver will send the coding module rear end are passed to the port of accepting of receipt decoding module, after CPU reads received data, compare with predetermined value, thus the state of judgement bus transceiver; B, by the control simulation switch connection, the bus transmitted signal that sends the driver module output terminal feedback receiving end by analog switch is fed back to bus transceiver, compare with predetermined value after process CPU receives, thereby judge the duty that sends driver module; C, control simulation switch connection are connected with outside cross-linking apparatus, and equipment enters normal operating conditions.
According to a particular embodiment of the invention, described bus transceiver is DEI1016, and described transmission driver module is DEI0429.
The present invention is in device power stage or cycle detection stage, disconnection is connected with outside cross-linking apparatus, thereby, improve bus transceiver and detected the reliability of the data, stability, simultaneously, the present invention has increased sending the detection of driver module, has overcome the shortcoming that DEI1016 can not detect sending driver module, has realized detecting from the full isl cycle that is input to output.The invention has the advantages that and improved the reliability that detects, comprehensive.
Description of drawings
Fig. 1 is bus transceiver protocol chip functional block diagram.
Fig. 2 is HB6096 bus interface cycle detection know-why block diagram.
Embodiment
By shown in Figure 2, the present invention is by externally arranging analog switch 3 between cross-linking apparatus 1 and the bus transceiver 2, thereby the bus receiving end of control bus transceiver disconnects with outside, on the other hand, the bus transmitted signal that sends driver module output is fed back to the receiving end of bus transceiver, realize sending the detection of driver module.
Described HB6096 bus interface comprises bus transceiver 2, the transmission driver module 4 that is connected with bus transceiver 2, and described bus transceiver 2 is connected with CPU by interface device, is provided with level switch module between described bus transceiver 2 and the interface device.Bus transceiver adopts the DEI1016 device, sends driver module and adopts BD429; Level switch module is realized the level conversion between bus transceiver and the interface device; Interface device is realized the data transmit-receive between accessing time sequence, interrupt control logic, interrupt mask and the CPU of control DEI1016 chip etc. by internal logic.CPU realizes bus data is received and dispatched control.Above-mentioned modules is prior art, does not repeat them here.
The present invention arranges analog switch 3 between bus transceiver 2 and outside cross-linking apparatus 1, the control end of described analog switch 3 is connected with CPU by control line, realizes the switching that analog switch is switched on and off by CPU.The output terminal of described transmission driver module is connected with the feedback receiving end of analog switch, the airborne equipment bus data input end of analog switch is connected with outside cross-linking apparatus, is provided with the first bus between the output terminal of analog switch and the bus transceiver and receives line and the second bus reception line.
This detection method may further comprise the steps: A, the disconnection of control simulation switch are connected with outside cross-linking apparatus, CPU surveys control word by write self check in the control register of bus transceiver, the data that bus transceiver will send the coding rear end are delivered to the port of accepting of receipt decoding module front end, after CPU reads received data, compare with predetermined value, thus the state of judgement bus transceiver; B, by the control simulation switch connection, the bus transmitted signal that sends the driver module output terminal feedback receiving end by analog switch is fed back to bus transceiver, compare with predetermined value after process CPU receives, thereby judge the duty that sends driver module; If above-mentioned two steps of C all are judged as normally, then being connected of control simulation switch connection and outside cross-linking apparatus, equipment enters normal operating conditions.Steps A, B are whether normal processes of judgment device hardware, as judgment device output believable foundation whether.If normal, equipment enters normal operation, if undesired, general its result that just do not accept and believe.
Analog switch is to adopt " single-pole double-throw (SPDT) " switch, namely, one end of switch is connected with outside cross-linking apparatus, the other end of switch is connected with the output terminal that sends driver module, the stiff end of switch is connected with bus transceiver, by default, switch is to link to each other with the interface of outside cross-linking apparatus, in the steps A, the switch disconnection is connected with outside cross-linking apparatus, be that switch mediates, be not connected with both sides, among the step B, switch is thrown to another side, make its output signal that will send driver module feed back to receiving terminal, step C is after detection is finished, and equipment is returned to default conditions.
When device power, acquiescence " analog switch " is in the "off" state with outside cross-linking apparatus, after " CPU " finishes and power on, HB6096 is carried out from detecting.In normal operating conditions, every 1s equipment is carried out a cycle from detecting.When detecting beginning, the line traffic control analog switch disconnects with outside cross-linking apparatus, and then two steps when powering on are tested, and after test was finished, control " analog switch " connection was connected with outside cross-linking apparatus, enters normal operating conditions.

Claims (3)

1. the cycle detection method of a HB6096 bus interface, described HB6096 bus interface is connected with outside cross-linking apparatus, described HB6096 bus interface comprises bus transceiver, the transmission driver module that is connected with bus transceiver, described bus transceiver is connected with CPU by interface device, it is characterized in that between described bus transceiver and outside cross-linking apparatus, analog switch being set, the control end of described analog switch is connected with CPU by control line, the output terminal of described transmission driver module is connected with the feedback receiving end of analog switch, this detection method may further comprise the steps: A, the disconnection of control simulation switch is connected with outside cross-linking apparatus, survey control word by in bus transceiver, writing self check, the data that bus transceiver will send the coding module rear end are passed to the port of accepting of receipt decoding module, after CPU reads received data, compare with predetermined value, thus the state of judgement bus transceiver; B, by the control simulation switch connection, the bus transmitted signal that sends the driver module output terminal feedback receiving end by analog switch is fed back to bus transceiver, compare with predetermined value after process CPU receives, thereby judge the duty that sends driver module; C, control simulation switch connection are connected with outside cross-linking apparatus, and equipment enters normal operating conditions.
2. detection method as claimed in claim 1 is characterized in that described bus transceiver is DEI1016, and described transmission driver module is DEI0429.
3. detection method as claimed in claim 1, it is characterized in that when device power, acquiescence analog switch and outside cross-linking apparatus are in off-state, after CPU finishes and powers on, the HB6096 bus interface is detected, in normal operating conditions, every 1s the HB6096 bus interface is carried out a cycle detection.
CN201210458435.1A 2012-11-15 2012-11-15 The periodicity detection methods of HB6096 EBIs Active CN103063942B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201210458435.1A CN103063942B (en) 2012-11-15 2012-11-15 The periodicity detection methods of HB6096 EBIs

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201210458435.1A CN103063942B (en) 2012-11-15 2012-11-15 The periodicity detection methods of HB6096 EBIs

Publications (2)

Publication Number Publication Date
CN103063942A true CN103063942A (en) 2013-04-24
CN103063942B CN103063942B (en) 2017-08-22

Family

ID=48106648

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201210458435.1A Active CN103063942B (en) 2012-11-15 2012-11-15 The periodicity detection methods of HB6096 EBIs

Country Status (1)

Country Link
CN (1) CN103063942B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104407279A (en) * 2014-10-28 2015-03-11 深圳市芯海科技有限公司 Code type data, apparatus and test method for automatically testing chip MDIO bus protocol
CN109031091A (en) * 2018-07-16 2018-12-18 深圳市广和通无线股份有限公司 Interface test method, test macro and test fixture

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050277386A1 (en) * 2004-06-15 2005-12-15 Sharp Kabushiki Kaisha PLL circuit and high-frequency receiving device
CN101937031A (en) * 2010-07-01 2011-01-05 哈尔滨工业大学 Electric simulator for star sensor
CN201886122U (en) * 2010-11-19 2011-06-29 中国电子科技集团公司第十四研究所 PXI (PCI extension for instrumentation) bus-based digital testing module
CN201897522U (en) * 2010-11-04 2011-07-13 北京卫星制造厂 Low-frequency square-wave cycle detecting system
CN202383251U (en) * 2011-12-29 2012-08-15 中国航空工业集团公司第六三一研究所 Automatic testing circuit of 1553B bus interface module
CN202486237U (en) * 2012-03-02 2012-10-10 昌河飞机工业(集团)有限责任公司 Testing system based on PXI (PCI eXtensions for Instrumentation) platform

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050277386A1 (en) * 2004-06-15 2005-12-15 Sharp Kabushiki Kaisha PLL circuit and high-frequency receiving device
CN101937031A (en) * 2010-07-01 2011-01-05 哈尔滨工业大学 Electric simulator for star sensor
CN201897522U (en) * 2010-11-04 2011-07-13 北京卫星制造厂 Low-frequency square-wave cycle detecting system
CN201886122U (en) * 2010-11-19 2011-06-29 中国电子科技集团公司第十四研究所 PXI (PCI extension for instrumentation) bus-based digital testing module
CN202383251U (en) * 2011-12-29 2012-08-15 中国航空工业集团公司第六三一研究所 Automatic testing circuit of 1553B bus interface module
CN202486237U (en) * 2012-03-02 2012-10-10 昌河飞机工业(集团)有限责任公司 Testing system based on PXI (PCI eXtensions for Instrumentation) platform

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104407279A (en) * 2014-10-28 2015-03-11 深圳市芯海科技有限公司 Code type data, apparatus and test method for automatically testing chip MDIO bus protocol
CN109031091A (en) * 2018-07-16 2018-12-18 深圳市广和通无线股份有限公司 Interface test method, test macro and test fixture
CN109031091B (en) * 2018-07-16 2021-08-17 深圳市广和通无线股份有限公司 Interface test method, test system and test fixture

Also Published As

Publication number Publication date
CN103063942B (en) 2017-08-22

Similar Documents

Publication Publication Date Title
US9178764B2 (en) Device and method for serial data transmission at a high data rate
CN102984059B (en) Gigabit Ethernet redundancy network interface card and link switching condition criterion output control method thereof
CN102566564B (en) Vehicle-mounted controller testing system
CN102130669B (en) Method, system, device and network equipment for detecting state of hot-plug module
CN103186440B (en) Detect subcard method, apparatus and system in place
CN102394734B (en) RS 485 communication system with nonpolarized connection and control method thereof
CN102609339A (en) Embedded main board testing device
CN103063942A (en) Cycle detection method of HB 6096 bus interface
CN102420462A (en) Process-level smart terminal equipment of smart substation
CN101397020B (en) Intelligent acquisition driving device
CN111142504B (en) Bus detection device and method
US20040102216A1 (en) Interface module in a vehicle
CN203012038U (en) Circuit for periodic detection of HB6096 bus interface
CN101894056A (en) Bus and working node isolation device and fault recovery system and method thereof
CN103731172A (en) Road side unit equipment and radio frequency transmit-receive method
CN105573869A (en) I2C bus based fault tolerant control method for system controller
CN110300405A (en) A kind of device and method for realizing SIM card switching
CN102479143A (en) Blade service system
CN100356359C (en) Connector between processor and user recognition card
CN101582548B (en) Back plate and a method for preventing virtual insertion of single plate
CN205318374U (en) Redundant circuit of RS -232 serial ports
CN104052659A (en) Gateway used for vehicle network signal forwarding and method for vehicle network signal forwarding
CN103532728A (en) Method and device for resetting fault digital signal processor (DSP) chip
CN111625491A (en) Multi-machine serial communication device and method
CN105180383A (en) Communication mode control method and system and air conditioner debugging device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant