CN102163404A - Large-screen light emitting diode (LED) display control device and method based on synchronous dynamic random access memory (SDRAM) - Google Patents
Large-screen light emitting diode (LED) display control device and method based on synchronous dynamic random access memory (SDRAM) Download PDFInfo
- Publication number
- CN102163404A CN102163404A CN2011101055243A CN201110105524A CN102163404A CN 102163404 A CN102163404 A CN 102163404A CN 2011101055243 A CN2011101055243 A CN 2011101055243A CN 201110105524 A CN201110105524 A CN 201110105524A CN 102163404 A CN102163404 A CN 102163404A
- Authority
- CN
- China
- Prior art keywords
- sdram
- fifo
- data
- module
- power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Control Of El Displays (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention provides a large-screen light emitting diode (LED) display control device and a large-screen LED display control method based on a synchronous dynamic random access memory (SDRAM). The large-screen LED display control device comprises a coequality separation module, a first data cache module, an SDRAM controller, a second data cache module and a format conversion module which communicate with one another two by two, and a frame memory SDRAM and a control signal generation module which communicate with the first data cache module, the SDRAM controller and the second data cache module; the format conversion module communicates with an LED display screen; meanwhile, by using the frame memory SDRAM, rationally using a storage space and optimizing as well as designing a storage strategy, the conversion of display data of the large-screen LED display screen and gray scale control can be realized through data storage and read-out from a conventional red-green-blue video source; and complicated data conversion logic is not needed, so the hardware resource is saved and the use rate of the SRAM is increased.
Description
Technical field
The present invention relates to big screen LED display technique field, be specifically related to a kind of big screen LED display control unit and method based on SDRAM.
Background technology
The big screen LED display device shows product as information, is widely used in all trades and professions such as security exchange, finance, air station flight.Along with the lifting of LED material technology and technology, the LED display device becomes one of main product of information demonstration with outstanding advantage.The LED display device has its unique data presentation form, with the big screen LED display screen is example, it might not be according to showing as scanning successively from left to right, from top to bottom in the TV, its important difference is that subregion shows simultaneously, be about to LED screen body and be divided into several blocks, each block scans video data simultaneously, has so just determined the video data form of LED display and gray-scale Control must be different from traditional tv.The LED display device is mainly two kinds of built-in gray-scale Control and non-built-in gray-scale Control in the market, the controller partial design of built-in gray-scale Control LED display device is simple, display has partly comprised gray-scale Control, so the display cost is very high, has limited its market utilization.
Summary of the invention
In order to overcome the deficiency that above-mentioned prior art exists, the objective of the invention is to big screen LED display device at non-built-in gray-scale Control, a kind of big screen LED display control unit and method based on SDRAM is provided.
In order to achieve the above object, the technical solution adopted in the present invention is:
A kind of device that shows control based on the big screen LED of SDRAM, comprise the same power and position separation module 3 that communicates to connect mutually in twos successively, first data cache module 1, sdram controller 4, second data cache module 2 and communicate the format converting module 6 of connection, should show in addition that device of control also comprise frame memory SDRAM and the control signal generation module 8 that communicates connection with described first data cache module 1, sdram controller 4 and second data cache module 2 based on big screen LED of SDRAM with LED display 7.
Described big screen LED based on SDRAM show control device method for rgb signal that will input at first through being separated into eight with the power and position data with power and position separation module 3, and it is temporary to first data cache module 1 with the power and position data with these eight, and under the control of sdram controller 4, write the memory location of the corresponding present frame of frame memory SDRAM, meanwhile, the data of former frame are read out under the control of sdram controller 4 in second data cache module 2 among the frame memory SDRAM, through format converting module 6 parallel data is converted to the serial data that LED display 7 needs afterwards, at last this serial data is exported to LED display 7; Should show that all control signals in the method for device of control were produced by control signal generation module 8 based on the big screen LED of SDRAM, and LED display 7 required drive control signal are produced by control signal generation module 8 also.
Described first data cache module 1 comprises that writing control module and a fifo with fifo reads control module and communicate the field fifo group that is connected, and this fifo writes control module and is responsible in organizing with power and position data write field fifo through eight after separating with power and position; Field fifo group comprises first fifo, second fifo, the 3rd fifo, the 4th fifo, the 5th fifo, the 6th fifo, the 7th fifo and the 8th fifo, each fifo in the fifo group of field is responsible for eight same power and position field data with power and position data correspondence of buffer memory, the bit wide of each fifo equals pixel bit wide of input source, the degree of depth of each fifo for the input rgb signal one-row pixels point 1/8, promptly each fifo is a row cache; And a fifo reads the data cached degree of depth that control module is responsible for detecting each fifo, just reads control module by sdram controller 4 controlling filed fifo and read data of specifying number and the memory location that writes the corresponding present frame of frame memory SDRAM respectively successively when the data cached degree of depth of field fifo surpasses predetermined threshold value from this fifo.
Described sdram controller 4 comprises with it to be read and write the ruling module and selects the mux module to communicate writing SDRAM control module, SDRAM initialization module and reading the SDRAM control module of being connected, write the write control signal that the SDRAM control module produces write data corresponding address and frame memory SDRAM in frame memory SDRAM, a field fifo who writes in addition in also responsible control first data cache module 1 of SDRAM control module reads control module, makes it data among fifo of field be write the memory location of the corresponding present frame of frame memory SDRAM; The SDRAM initialization module is responsible for behind electrification reset frame memory SDRAM being carried out initialization; Read the SDRAM control module produce will be from frame memory SDRAM the read control signal of sense data corresponding address and frame memory SDRAM, read the SDRAM control module in addition and also the data of the former frame of present frame among the frame memory SDRAM read out to second data cache module 2; Read-write ruling module decision SDRAM is in write state and still reads state; Select the mux module, it is finished and writes SDRAM control module, SDRAM initialization module and read the selection that the SDRAM control module is controlled frame memory SDRAM.
Described second data cache module 2 comprises that district fifo that Tong Qi district fifo group communicates connection writes control module and district fifo reads control module, district fifo writes the data cached degree of depth that control module is responsible for detecting each the district fifo in the fifo district group, when surpassing predetermined threshold value, require in the memory location of sdram controller 5 its data of the former frame of present frame from frame memory SDRAM of control an appointment logarithmic data of assigned address read and successively buffer memory to distinguishing among the fifo; District's fifo group comprises n district fifo, n by used frame memory SDRAM the maximum longitudinal frame in energy store video source divided by the quotient of the line number in LED display 7 one districts, the bit wide of each district fifo equals pixel bit wide of input source, the degree of depth for the input rgb signal one-row pixels point 1/8, promptly distinguishing fifo is row cache; District fifo reads control module and is responsible for reading and give format converting module 6 with the data among the correspondence district fifo of district fifo group.
Described control signal generation module 8 comprises system control module and corresponding LED drive control module, all control signals in the method for the device of the big screen LED demonstration control of SDRAM are produced by system control module, and LED display 7 required drive control signal are produced by the LED drive control module.
The storage space of described frame memory SDRAM is divided into the first storage subspace and the second storage subspace, the former frame video source data of present frame video source data and present frame is alternately stored in the first storage subspace and the second storage subspace, the other first storage subspace and the second storage subspace are divided into eight parts again, these eight parts are as storing eight of corresponding frame respectively with the power and position data with location, power and position place, and each stores the data line of corresponding video source with each line storage unit in the location, power and position place, this each line storage unit is a row address, every column address in each row address among the corresponding frame memory SDRAM is deposited each pixel value of corresponding input video source line data, this every column address is corresponding field column address, in depositing the process of video source in, has limit priority with location, power and position place, inferior priority is a corresponding column address, and last priority level is a corresponding row address; And data are when reading, the former frame video source that at first satisfies present frame is read 19 times with the power and position data amount through after separating with power and position each, be about to first with the power and position data, second with the power and position data, the 3rd with the power and position data, respectively read 1 time with the power and position data with power and position data and the 5th for the 4th, and the 6th is read 2 times with the power and position data, reading 4 times and the 8th with the power and position data for the 7th reads eight times with the power and position data, then according to the subregion situation of LED display 7, each of correspondence is divided into address, corresponding place with location, power and position place, then in reading the process of video source data, the address, place has limit priority, secondly priority is a column address, priority is a row address once more, and last priority level is the location, place.
The present invention includes the same power and position separation module 3 that communicates to connect mutually in twos successively, first data cache module 1, sdram controller 4, second data cache module 2 and communicate the format converting module 6 of connection, should show in addition that device of control also comprise frame memory SDRAM and the control signal generation module 8 that communicates connection with described first data cache module 1, sdram controller 4 and second data cache module 2 based on big screen LED of SDRAM with LED display 7; Also utilize frame memory SDRAM in addition, by rationally utilizing storage space and optimal design storage policy, with traditional rgb video source by data the conversion that deposits and read the video data that can realize the big screen LED display screen in and realized gray-scale Control, do not need complicated data switching logic, save hardware resource, improved the utilization rate of SDRAM.
Description of drawings
Fig. 1 is the apparatus structure connection diagram that shows control based on the big screen LED of SDRAM of the present invention.
Fig. 2 shows the method principle of work synoptic diagram of the device of control for invention based on the big screen LED of SDRAM.
Embodiment
The present invention will be described in more detail below in conjunction with accompanying drawing.
As shown in Figure 1, the device that shows control based on the big screen LED of SDRAM, comprise the same power and position separation module 3 that communicates to connect mutually in twos successively, first data cache module 1, sdram controller 4, second data cache module 2 and communicate the format converting module 6 of connection, should show in addition that device of control also comprise frame memory SDRAM and the control signal generation module 8 that communicates connection with described first data cache module 1, sdram controller 4 and second data cache module 2 based on big screen LED of SDRAM with LED display 7.As shown in Figure 2, described big screen LED based on SDRAM show control device method for rgb signal that will input at first through being separated into eight with the power and position data with power and position separation module 3, and it is temporary to first data cache module 1 with the power and position data with these eight, and under the control of sdram controller 4, write the memory location of the corresponding present frame of frame memory SDRAM, meanwhile, the data of the former frame of present frame are read out under the control of sdram controller 4 in second data cache module 2 among the frame memory SDRAM, through format converting module 6 parallel data is converted to the serial data that LED display 7 needs afterwards, at last this serial data is exported to LED display 7; Should show that all control signals in the method for device of control were produced by control signal generation module 8 based on the big screen LED of SDRAM, and LED display 7 required drive control signal are produced by control signal generation module 8 also.Described first data cache module 1 comprises that writing control module and a fifo with fifo reads control module and communicate the field fifo group that is connected, and this fifo writes control module and is responsible in organizing with power and position data write field fifo through eight after separating with power and position; Field fifo group comprises first fifo, second fifo, the 3rd fifo, the 4th fifo, the 5th fifo, the 6th fifo, the 7th fifo and the 8th fifo, each fifo in the fifo group of field is responsible for eight same power and position field data with power and position data correspondence of buffer memory, the bit wide of each fifo equals pixel bit wide of input source, the degree of depth of each fifo for the input rgb signal one-row pixels point 1/8, promptly each fifo is a row cache; And a fifo reads the data cached degree of depth that control module is responsible for detecting each fifo, just reads control module by sdram controller 4 controlling filed fifo and read data of specifying number and the memory location that writes the corresponding present frame of frame memory SDRAM respectively successively when the data cached degree of depth of field fifo surpasses predetermined threshold value from this fifo.Described sdram controller 4 comprises with it to be read and write the ruling module and selects the mux module to communicate writing SDRAM control module, SDRAM initialization module and reading the SDRAM control module of being connected, write the write control signal that the SDRAM control module produces write data corresponding address and frame memory SDRAM in frame memory SDRAM, a field fifo who writes in addition in also responsible control first data cache module 1 of SDRAM control module reads control module, makes it data among fifo of field be write the memory location of the corresponding present frame of frame memory SDRAM; The SDRAM initialization module is responsible for behind electrification reset frame memory SDRAM being carried out initialization; Read the generation of SDRAM control module and will from frame memory SDRAM, read the read control signal of its data corresponding address and frame memory SDRAM, read the SDRAM control module in addition and also the data of the former frame of present frame among the frame memory SDRAM are read out to second data cache module 2; Read-write ruling module decision SDRAM is in write state and still reads state; Select the mux module, it is finished and writes SDRAM control module, SDRAM initialization module and read the selection that the SDRAM control module is controlled frame memory SDRAM.Described second data cache module 2 comprises that district fifo that Tong Qi district fifo group communicates connection writes control module and district fifo reads control module, district fifo writes the data cached degree of depth that control module is responsible for detecting each the district fifo in the fifo district group, when surpassing predetermined threshold value, require in the memory location of sdram controller 5 its data of the former frame of present frame from frame memory SDRAM of control an appointment logarithmic data of assigned address read and successively buffer memory to distinguishing among the fifo; District's fifo group comprises n district fifo, n by used frame memory SDRAM the maximum longitudinal frame in energy store video source divided by the quotient of the line number in LED display 7 one districts, the bit wide of each district fifo equals pixel bit wide of input source, the degree of depth for the input rgb signal one-row pixels point 1/8, promptly distinguishing fifo is row cache; District fifo reads control module and is responsible for reading and give format converting module 6 with the data among the correspondence district fifo of district fifo group.Described control signal generation module 8 comprises system control module and corresponding LED drive control module, all control signals in the method for the device of the big screen LED demonstration control of SDRAM are produced by system control module, and LED display 7 required drive control signal are produced by the LED drive control module.The storage space of described frame memory SDRAM is divided into the first storage subspace and the second storage subspace, the former frame video source data of present frame video source data and present frame is alternately stored in the first storage subspace and the second storage subspace, the other first storage subspace and the second storage subspace are divided into eight parts again, these eight parts are stored eight of corresponding frame respectively with the power and position data as coordination power location, place, be convenient read-write control, each line storage unit is stored the data line of corresponding video source in each coordination power location, place, this each line storage unit is a row address, every column address in each row address among the corresponding frame memory SDRAM is deposited each pixel value of corresponding input video source line data, this every column address is corresponding field column address, in depositing the process of video source in, has limit priority with location, power and position place, inferior priority is a corresponding column address, and last priority level is a corresponding row address; And data are when reading, each that at first satisfies after the former frame video source process of present frame is separated with power and position read 19 times with the power and position data amount, be about to first with the power and position data, second with the power and position data, the 3rd with the power and position data, respectively read 1 time with the power and position data with power and position data and the 5th for the 4th, and the 6th is read 2 times with the power and position data, reading 4 times and the 8th with the power and position data for the 7th reads eight times with the power and position data, then according to the subregion situation of LED display 7, each of correspondence is divided into address, corresponding place with location, power and position place, then in reading the process of video source data, the address, place has limit priority, secondly priority is a column address, priority is a row address once more, and last priority level is the location, place.
Claims (7)
1. big screen LED display control unit based on SDRAM, it is characterized in that: comprise the same power and position separation module (3) that communicates to connect mutually in twos successively, first data cache module (1), sdram controller (4), second data cache module (2) and same LED display (7) communicate the format converting module (6) of connection, should show in addition that the device of control also comprised with described first data cache module (1) based on the big screen LED of SDRAM, sdram controller (4) and second data cache module (2) communicate the frame memory SDRAM and the control signal generation module (8) of connection.
2. the method for the big screen LED display control unit based on SDRAM according to claim 1, it is characterized in that: be separated into eight with the power and position data for the rgb signal with input at first passes through with power and position separation module (3), and it is temporary to first data cache module (1) with the power and position data with these eight, and under the control of sdram controller (4), write the memory location of the corresponding present frame of frame memory SDRAM, meanwhile, the data of the former frame of present frame are read out under the control of sdram controller (4) in second data cache module (2) among the frame memory SDRAM, through format converting module 6 parallel data is converted to the serial data that LED display (7) needs afterwards, at last this serial data is exported to LED display (7); This is produced by control signal generation module (8) based on all control signals in the method for the device of big screen LED demonstration control of SDRAM, and the required drive control signal of LED display (7) is also produced by control signal generation module (8).
3. the method for the big screen LED display control unit based on SDRAM according to claim 2, it is characterized in that: first data cache module (1) comprises that writing control module and a fifo with fifo reads control module and communicate the field fifo group that is connected, and this fifo writes control module and is responsible in organizing with power and position data write field fifo through eight after separating with power and position; Field fifo group comprises first fifo, second fifo, the 3rd fifo, the 4th fifo, the 5th fifo, the 6th fifo, the 7th fifo and the 8th fifo, each fifo in the fifo group of field is responsible for eight same power and position field data with power and position data correspondence of buffer memory, the bit wide of each fifo equals pixel bit wide of input source, the degree of depth of each fifo for the input rgb signal one-row pixels point 1/8, promptly each fifo is a row cache; And a fifo reads the data cached degree of depth that control module is responsible for detecting each fifo, just reads control module by sdram controller (4) controlling filed fifo and read data of specifying number and the memory location that writes the corresponding present frame of frame memory SDRAM respectively successively when the data cached degree of depth of field fifo surpasses predetermined threshold value from this fifo.
4. according to the method for the described big screen LED display control unit based on SDRAM of claim 2 or claim 3, it is characterized in that: described sdram controller (4) comprise with its read-write ruling module and selection mux module communicate be connected write the SDRAM control module, SDRAM initialization module and read the SDRAM control module, write the write control signal that the SDRAM control module produces write data corresponding address and frame memory SDRAM in frame memory SDRAM, write the also responsible field fifo who controls in first data cache module (1) of SDRAM control module in addition and read control module, make it data among fifo of field be write the memory location of the corresponding present frame of frame memory SDRAM; The SDRAM initialization module is responsible for behind electrification reset frame memory SDRAM being carried out initialization; Read the generation of SDRAM control module and will from frame memory SDRAM, read the read control signal of its data corresponding address and frame memory SDRAM, read the SDRAM control module in addition and also the data of the former frame of present frame among the frame memory SDRAM are read out to second data cache module (2); Read-write ruling module decision SDRAM is in write state and still reads state; Select the mux module, it is finished and writes SDRAM control module, SDRAM initialization module and read the selection that the SDRAM control module is controlled frame memory SDRAM.
5. according to the method for the described big screen LED display control unit based on SDRAM of claim 2 or claim 3, it is characterized in that: described second data cache module (2) comprises that district fifo that Tong Qi district fifo group communicates connection writes control module and district fifo reads control module, district fifo writes the data cached degree of depth that control module is responsible for detecting each the district fifo in the fifo district group, when surpassing predetermined threshold value, require sdram controller (5) to control in the memory location of its data of the former frame of present frame from frame memory SDRAM an appointment logarithmic data of assigned address read and successively buffer memory to distinguishing among the fifo; District's fifo group comprises n district fifo, n by used frame memory SDRAM the maximum longitudinal frame in energy store video source divided by the quotient of the line number in LED display (7) one districts, the bit wide of each district fifo equals pixel bit wide of input source, the degree of depth for the input rgb signal one-row pixels point 1/8, promptly distinguishing fifo is row cache; District fifo reads control module and is responsible for reading and give format converting module (6) with the data among the correspondence district fifo of district fifo group.
6. according to the method for the described big screen LED display control unit based on SDRAM of claim 2 or claim 3, it is characterized in that: described control signal generation module (8) comprises system control module and corresponding LED drive control module, all control signals in the method for the device of the big screen LED demonstration control of SDRAM are produced by system control module, and the required drive control signal of LED display (7) is produced by the LED drive control module.
7. according to the method for the described big screen LED display control unit based on SDRAM of claim 2 or claim 3, it is characterized in that: the storage space of described frame memory SDRAM is divided into the first storage subspace and the second storage subspace, the former frame video source data of present frame video source data and present frame is alternately stored in the first storage subspace and the second storage subspace, the other first storage subspace and the second storage subspace are divided into eight parts again, these eight parts are stored eight of corresponding frame respectively with the power and position data as coordination power location, place, and each line storage unit is stored the data line of corresponding video source in each coordination power location, place, this each line storage unit is a row address, every column address in each row address among the corresponding frame memory SDRAM is deposited each pixel value of corresponding input video source line data, this every column address is corresponding field column address, in depositing the process of video source in, has limit priority with location, power and position place, inferior priority is a corresponding column address, and last priority level is a corresponding row address; And data are when reading, each that at first satisfies after the former frame video source process of present frame is separated with power and position read 19 times with the power and position data amount, be about to first with the power and position data, second with the power and position data, the 3rd with the power and position data, respectively read 1 time with the power and position data with power and position data and the 5th for the 4th, and the 6th is read 2 times with the power and position data, reading 4 times and the 8th with the power and position data for the 7th reads eight times with the power and position data, then according to the subregion situation of LED display 7, each of correspondence is divided into address, corresponding place with location, power and position place, then in reading the process of video source data, the address, place has limit priority, secondly priority is a column address, priority is a row address once more, and last priority level is the location, place.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011101055243A CN102163404B (en) | 2011-04-26 | 2011-04-26 | Large-screen light emitting diode (LED) display control device and method based on synchronous dynamic random access memory (SDRAM) |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011101055243A CN102163404B (en) | 2011-04-26 | 2011-04-26 | Large-screen light emitting diode (LED) display control device and method based on synchronous dynamic random access memory (SDRAM) |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102163404A true CN102163404A (en) | 2011-08-24 |
| CN102163404B CN102163404B (en) | 2013-11-06 |
Family
ID=44464605
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011101055243A Expired - Fee Related CN102163404B (en) | 2011-04-26 | 2011-04-26 | Large-screen light emitting diode (LED) display control device and method based on synchronous dynamic random access memory (SDRAM) |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102163404B (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104469241A (en) * | 2014-11-28 | 2015-03-25 | 中国航空无线电电子研究所 | Device for achieving video frame rate change |
| CN104484149A (en) * | 2015-01-07 | 2015-04-01 | 西安诺瓦电子科技有限公司 | Offline playing method and device of LED display screen synchronous control system |
| CN108174107A (en) * | 2018-02-26 | 2018-06-15 | 厦门大学嘉庚学院 | A kind of webcam driver method based on auspicious Sa RX23T microcontrollers |
| WO2019128306A1 (en) * | 2017-12-29 | 2019-07-04 | 浙江宇视科技有限公司 | Image data reading method and apparatus, electronic device, and readable storage medium |
| CN110444148A (en) * | 2019-07-30 | 2019-11-12 | 广州健飞通信有限公司 | FPGA implementation method, device and computer readable storage medium based on 256 grades of gray scale LED display screens |
| CN113157327A (en) * | 2021-04-29 | 2021-07-23 | 上海冠显光电科技有限公司 | Driving system and method capable of adapting to display modules with different sizes based on MCU |
| CN116114008A (en) * | 2020-07-31 | 2023-05-12 | 紫芯集成电路系统有限公司 | Apparatus and method for refresh process when displaying images on LED panel |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN200983644Y (en) * | 2006-12-19 | 2007-11-28 | 康佳集团股份有限公司 | Multi-screen display and combination control device |
| CN101582238A (en) * | 2009-06-10 | 2009-11-18 | 大连海事大学 | Method for reconstructing parallel data in LED display control system |
| CN101673504A (en) * | 2008-09-12 | 2010-03-17 | 泰德富华科技(深圳)有限公司 | Display control method for ultra high definition screen and device using same |
| CN101739980A (en) * | 2008-11-25 | 2010-06-16 | 乐金显示有限公司 | Multi-panel display device and method of driving the same |
| CN201523431U (en) * | 2009-09-03 | 2010-07-07 | 中国电子科技集团公司第四十一研究所 | Video montaging device |
| WO2011037570A1 (en) * | 2009-09-25 | 2011-03-31 | Osram Opto Semiconductors Gmbh | Light-emitting diode and method for producing a light-emitting diode |
-
2011
- 2011-04-26 CN CN2011101055243A patent/CN102163404B/en not_active Expired - Fee Related
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN200983644Y (en) * | 2006-12-19 | 2007-11-28 | 康佳集团股份有限公司 | Multi-screen display and combination control device |
| CN101673504A (en) * | 2008-09-12 | 2010-03-17 | 泰德富华科技(深圳)有限公司 | Display control method for ultra high definition screen and device using same |
| CN101739980A (en) * | 2008-11-25 | 2010-06-16 | 乐金显示有限公司 | Multi-panel display device and method of driving the same |
| CN101582238A (en) * | 2009-06-10 | 2009-11-18 | 大连海事大学 | Method for reconstructing parallel data in LED display control system |
| CN201523431U (en) * | 2009-09-03 | 2010-07-07 | 中国电子科技集团公司第四十一研究所 | Video montaging device |
| WO2011037570A1 (en) * | 2009-09-25 | 2011-03-31 | Osram Opto Semiconductors Gmbh | Light-emitting diode and method for producing a light-emitting diode |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104469241A (en) * | 2014-11-28 | 2015-03-25 | 中国航空无线电电子研究所 | Device for achieving video frame rate change |
| CN104469241B (en) * | 2014-11-28 | 2018-01-16 | 中国航空无线电电子研究所 | A kind of device for realizing video frame rate conversion |
| CN104484149A (en) * | 2015-01-07 | 2015-04-01 | 西安诺瓦电子科技有限公司 | Offline playing method and device of LED display screen synchronous control system |
| CN104484149B (en) * | 2015-01-07 | 2018-01-12 | 西安诺瓦电子科技有限公司 | LED display synchronous control system off line player method and device |
| WO2019128306A1 (en) * | 2017-12-29 | 2019-07-04 | 浙江宇视科技有限公司 | Image data reading method and apparatus, electronic device, and readable storage medium |
| US11270675B2 (en) | 2017-12-29 | 2022-03-08 | Zhejiang Uniview Technologies Co., Ltd. | Burst image data reading method and apparatus, electronic device, and readable storage medium |
| CN108174107A (en) * | 2018-02-26 | 2018-06-15 | 厦门大学嘉庚学院 | A kind of webcam driver method based on auspicious Sa RX23T microcontrollers |
| CN108174107B (en) * | 2018-02-26 | 2020-05-12 | 厦门大学嘉庚学院 | Camera driving method based on Ryssa RX23T single-chip microcomputer |
| CN110444148A (en) * | 2019-07-30 | 2019-11-12 | 广州健飞通信有限公司 | FPGA implementation method, device and computer readable storage medium based on 256 grades of gray scale LED display screens |
| CN116114008A (en) * | 2020-07-31 | 2023-05-12 | 紫芯集成电路系统有限公司 | Apparatus and method for refresh process when displaying images on LED panel |
| CN113157327A (en) * | 2021-04-29 | 2021-07-23 | 上海冠显光电科技有限公司 | Driving system and method capable of adapting to display modules with different sizes based on MCU |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102163404B (en) | 2013-11-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102163404B (en) | Large-screen light emitting diode (LED) display control device and method based on synchronous dynamic random access memory (SDRAM) | |
| CN103269421B (en) | Video image frame method and system fall | |
| CN107240372A (en) | Circuit of display driving and the display device including circuit of display driving | |
| CN104717485A (en) | VGA interface naked-eye 3D display system based on FPGA | |
| CN104182080A (en) | Semiconductor device and display device | |
| CN201523431U (en) | Video montaging device | |
| CN101099379A (en) | Light sensor and pixel selecting method for light sensor | |
| CN101650929A (en) | Video processing apparatus and method | |
| CN100446081C (en) | Liquid crystal panel and its time schedule controller and over-driving parameter generation method | |
| CN102903332B (en) | A kind of asynchronous controlling method of LED display and asynchronous control-card | |
| CN100419792C (en) | Data storage device and control apparatus, data storage control method, and program | |
| CN110060643B (en) | Data storage method and data storage system | |
| US10620899B2 (en) | Video display device and video data transmission method | |
| US8305383B2 (en) | Data access apparatus and method | |
| CN100446084C (en) | Picture data transmitting method, video data transmitting method and time-sequence control module | |
| CN101789259B (en) | Order-based layered data processing method and device applied to flash memory | |
| CN101296313B (en) | SDRAM address mapping and read-write rotation method for real-time interlaced and non-interlaced scanning | |
| CN104835111A (en) | Method for realizing ping-pong algorithm by single SRAM based on FPGA, and real-time infrared image processing method | |
| CN104409098A (en) | Chip internal table item with double capacity and implementation method thereof | |
| CN102118304B (en) | Cell switching method and cell switching device | |
| CN101304533A (en) | Video processing apparatus | |
| CN101796845B (en) | Device for motion search in dynamic image encoding | |
| CN101930713A (en) | Storage unit framework of display device and reading method thereof | |
| JP4378015B2 (en) | Memory chip | |
| CN101651809A (en) | Method for storage and read/write control of memory for processing binocular stereoscopic-displaying videos |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20131106 Termination date: 20160426 |