CN102036420A - High-speed interface and data transmission method thereof - Google Patents
High-speed interface and data transmission method thereof Download PDFInfo
- Publication number
- CN102036420A CN102036420A CN2009101773078A CN200910177307A CN102036420A CN 102036420 A CN102036420 A CN 102036420A CN 2009101773078 A CN2009101773078 A CN 2009101773078A CN 200910177307 A CN200910177307 A CN 200910177307A CN 102036420 A CN102036420 A CN 102036420A
- Authority
- CN
- China
- Prior art keywords
- data
- message
- control messages
- buffering area
- timestamp
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Communication Control (AREA)
Abstract
The invention provides a high-speed interface and a data transmission method thereof. A sending device of the high-speed interface comprises a message coder, a message control buffer region and a data sending buffer region, wherein the data sending buffer region is used for calculating a starting address of valid data according to the timestamp for starting to transmit the valid data and sequentially buffering payloads of data messages according to timestamps and address information bits of the data messages; the message control buffer region is used for buffering control messages required to be sent; the message coder is used for framing according to an OBSAI (Open Base Station Architecture Initiative) protocol, sequentially reading in corresponding data from the data sending buffer region, adding the timestamps and the address information bits of the data messages into the data messages, sequentially taking out the control messages from the control message buffer region and inserting the control messages into corresponding positions in a transmission link. The invention can ensure that the data transmission efficiency is greatly improved, and receiving-sending processing flows are simplified.
Description
Technical field
The present invention relates to technical field of data transmission, the method for particularly a kind of high-speed interface and transmission data thereof.
Background technology
Open Base Station Architecture is initiated tissue, and (Open Base Station Architecture Initiative OBSAI) is divided into four functional modules with a base station: transport module, baseband module, radio-frequency module, control clock module.Each interface between each module all has unique reference point.OBSAI reference point 3 (RP3) agreement is the interface protocol between fundamental frequency and the radio block.Wherein, the frame of OBSAI RP3 agreement has three-decker: message, message groups, frame.
Wherein, message is the elementary cell of RP3 frame structure.Each message is 19 bytes, comprises timestamp (Time Stamp) information of 13bit address information, 5bit type information and 6bit in the message header of preceding 3 bytes; 16 bytes in back are payload, can be used for carrying data message or the control information that will transmit.19 byte formats of message can not be changed.Message can be divided into two kinds of data-message and control messages.
Each message groups is 400 bytes, comprises 20 data message (each 19 byte), 1 control messages (19 byte), and a K28.5IDLE flag bit.K28.5IDLE is the separation of message groups.
The fixed length of frame is 10ms, and when linear velocity i * 768Mbps, it comprises i * N_MG message groups.Wherein i connects speed value of following time correspondence 1,2,4 respectively at 1 times, 2 times, 4 times these 3 kinds.OBSAI RP3 agreement recommended parameter is set to N_MG=1920 (being applicable to WiMax, WCDMA, GSM/EDGE), promptly comprises i * 1920 message groups in each 10ms prime frame, comprises 21 message and 1 byte IDLE character in each message groups.K28.7IDLE is the separation of frame.
OBSAI RP3 interface does not limit to and is used for transmitting the IQ data between fundamental frequency and the radio block, because the characteristic of its high speed serialization also can use OBSAI RP3 interface interconnected between plate or between the plate inner module, to improve data throughput.For example the integrated antennal interface (AIF) that meets OBSAI RP3 standard in the Faraday dsp processor of TI company both can transmit the IQ data, and it is interconnected also can be used for intermodule.Though this integrated antennal interface meets OBSAI RP3 standard, owing to be subjected to the restriction of factors such as processing speed, cache size, ease for use, it just has many limitation on function realizes.
Antennal interface is different to the processing mode of data message and control messages.In order to improve data transmission efficiency, antennal interface is finished the packing of data-message automatically and is conciliate packet procedures, the user can not direct control data message message header, the generation rule that related register comes the message header of control data message can only be set, and in running, can't change setting.Full content user in the control messages can oneself define, and comprises address bit, type bit and timestamp position in the message header, to make things convenient for user's transmitting control message.
But, in data transmission procedure, be not that each all transmits significant valid data constantly on link, certainly exist the invalid data message that some do not load valid data, and the register of antennal interface can not arbitrarily be provided with according to the variation of biography data in running, and it is infeasible that the data-message that does not load valid data is labeled as the method that null message transmits.
Summary of the invention
The objective of the invention is to, a kind of high-speed interface is provided, can be so that data transmission efficiency improves greatly.
Another object of the present invention is to, a kind of method of transmission data of high-speed interface is provided, can be so that data transmission efficiency improves greatly.
High-speed interface of the present invention, its dispensing device comprise message coding device, control messages buffering area, and data transmission buffering area, and wherein, described data send buffering area, are used for according to the timestamp that begins to transmit valid data, calculate the initial address of valid data; The payload of data-message is sequentially carried out buffer memory according to timestamp, the address information bit of this data-message; Described control messages buffering area is used for the control messages that buffer memory need send; Described message coding device is used for carrying out framing according to the OBSAI agreement, sends from data and reads in corresponding data the buffering area in proper order, and add the timestamp of described data-message, described address information bit for described data-message; And take out described control messages from described control messages buffer sequence, described control messages is inserted relevant position in the transmission link.
Wherein, described control messages buffering area is used for according to the control messages type, begins to transmit the timestamp of valid data, and the length of valid data is constructed control messages.
High-speed interface of the present invention, its receiving system comprises message decoder, control messages analysis module, Data Receiving buffering area, wherein, described message decoder, be used for going out data-message according to the OBSAI protocol analysis, the payload of data-message is saved to the Data Receiving buffering area, the control messages that parses is sent to the control messages analysis module; Described control messages analysis module, be used for when this control messages is transmitting control message, with the control messages that receives begin transmit the timestamp of valid data and the length of valid data is taken out, and notify the recipient to prepare to receive described Data Receiving buffering area data in buffer; Described Data Receiving buffering area, the payload that is used for data-message that described message decoder is sent is sequentially carried out buffer memory according to timestamp, the address information bit of this data-message.
Wherein, described Data Receiving buffering area is further used for calculating the initial address of depositing according to timestamp according to the payload of data-message in the Data Receiving buffering area.
Wherein, further comprise clock synchronization module, be used to provide synchronised clock, for each module co-ordination in the interface.
The method of the transmission data of high-speed interface of the present invention when sending valid data, comprises the following steps:
Steps A 1: according to the timestamp that begins to transmit valid data, calculate the initial address of valid data, with the payload of data-message according to the timestamp of this data-message, address information bit sequentially buffer memory to data send buffering area; And the control messages that need send at control messages buffering area buffer memory;
Step B1: the message coding device carries out framing according to the OBSAI agreement, reads in the corresponding data of buffer memory from data with sending buffer sequence, and adds described timestamp, described address information bit for described data-message; And take out described control messages from described control messages buffer sequence, described control messages is inserted relevant position in the transmission link.
Wherein, according to the control messages type, begin to transmit the timestamp of valid data, and the length of valid data is constructed described control messages.
The method of the transmission data of high-speed interface of the present invention when receiving valid data, comprises the following steps:
Steps A 2: the Data Receiving buffering area goes out data-message according to the OBSAI protocol analysis, the payload of data-message is saved to the Data Receiving buffering area, and parses control messages; The Data Receiving buffering area sequentially carries out buffer memory with the payload of the data-message that described message decoder is sent according to timestamp, the address information bit of this data-message;
Step B2: when this control messages is transmitting control message, with the control messages that receives begin transmit the timestamp of valid data and the length of valid data is taken out, and notify the recipient to prepare to receive described Data Receiving buffering area data in buffer.
Wherein, in described steps A 2, further comprise the following steps:
Described Data Receiving buffering area calculates the initial address of depositing according to the payload of data-message in the Data Receiving buffering area according to timestamp.
Wherein, the synchronised clock co-ordination that each module provides according to interface in the interface.
The invention has the beneficial effects as follows: the method according to high-speed interface of the present invention and transmission data thereof, can transmit various types of data very flexibly, and reduced data transmits flow process.In addition, because the valid data among the present invention send by two different passages of data-message and control messages respectively with control information, and the packing of data-message is separated and is surrounded by special module and finishes automatically according to agreement, therefore greatly improved the efficient of transfer of data, reduce the processing time of data-message, and can reduce message coding device and two Module Design difficulty of message decoder.
Description of drawings
Fig. 1 is the structural representation of R-T unit in the high-speed interface of the present invention;
Fig. 2 is the schematic diagram of the transmission data of high-speed interface of the present invention;
Fig. 3 is the schematic diagram of the reception data of high-speed interface of the present invention.
Embodiment
Below, 1～3 method of describing high-speed interface of the present invention and transmission data thereof in detail with reference to the accompanying drawings.
Core concept of the present invention is: with the relative position of timestamp information bit flag data message in a frame, one group of data-message with identical time stamp as transmission unit, is placed on valid data successively in the payload of data-message and transmits.In addition, by defining a kind of special control messages type, transmitting terminal is placed on the length of the timestamp value of the transmission unit that transmits valid data and these valid data in this control messages and transmits, and receiving terminal just can take out valid data and preserve from transmission link successively according to timestamp value and the data length that the valid data that receive in this control messages begin to transmit so.
OBSAIRP3 isl frame structure is i control messages of data message heel in i * 20, and the cycle is fixed as 5.21us.Wherein i connects speed value of following time correspondence 1,2,4 respectively at 1 times, 2 times, 4 times these 3 kinds.For the notion with message groups makes a distinction, can define such structure is message blocks.The timestamp of each first unit of message blocks is 5 multiple.I * 4 a data message adjacent in the message blocks has identical timestamp, and these adjacent i * 4 data message is exactly a transmission unit so, and each unit can load the valid data of i * 64 byte.
In each transmission unit, the address of data-message increases progressively successively according to sending order, and span is [0, i * 4-1].The timestamp information position of data-message associates data-message and specific time point, and it can the relative position of flag data message in frame.After recipient and transmit leg were synchronous, the recipient can find the valid data original position according to timestamp fully.When the end of every frame sent a start mark (K28.7), the call number of representing next chip was 0, and the timestamp of this chip also is 0.Computing formula is: timestamp=(chip index number/4) %64, wherein, " % " is modulo operation.
The type information position of message has determined the type of data in the payload of 16 bytes.Application layer is distinguished dissimilar message according to type information, for example is control messages or data-message, and then decides the data of how handling in the payload according to type of message.Can self-defined a kind of special control messages type be used for transmitting the timestamp that valid data begin to transmit and the length information of valid data.The transmitting control message type can be the type (01110b-11111b) that keeps in any one original RP3 agreement, with control (00000b) type in the difference RP3 agreement.
Begin to transmit one and be surrounded by when imitating data, valid data are to be placed in the payload of the data-message in the delivery unit, and data are placed in proper order according to the message header address increment of data-message.In each message payload, data are placed according to byte from a high position to the low level.If a delivery unit can transmit Wan the data that need transmission, data will continue to transmit in delivery unit thereafter, transmit up to data and finish.If the payload that data fail to fill up data-message in delivery unit in the end, the payload of remaining data-message is no longer inserted data in this delivery unit, and next is surrounded by imitates data and will begin to transmit from next delivery unit.
Because control messages time slot and data-message time slot, the data-message that begins to load valid data most at most may than transmitting control message in advance 5 timestamps begin to send, valid data are to be received prior to transmitting control message.Be capped for fear of the data that receive, require the capacity of Data Receiving buffering area can put into the pay(useful) load of the entire data message of message blocks when 4 times of speed (maximum is 1280 bytes) at least.
Particularly, as shown in Figure 1, high-speed interface of the present invention comprises that transceiver module, message coding device 11, control messages buffering area 12, data send buffering area 13, message decoder 21, control messages analysis module 22, Data Receiving buffering area 23 and clock synchronization module 30.
Wherein, transceiver module comprises serial module and the module of unstringing.When receiving data, the module of unstringing is converted to the data block of 10bit clock zone and responsible 8b/10b decoding to the serial binary data.When sending data, serial module is responsible for the 8b/10b coding, and is the data conversion of 10bit clock zone serial data.
Control messages buffering area 12 is used for the control messages that buffer memory need send.If the control messages buffering area is empty, message coding device 11 just can not insert message at the control messages time slot.Wherein, the control messages of preservation is inserted into after the transmission link, deletes from the control messages buffering area automatically.
Wherein, the control messages buffering area is used for according to the control messages type, begins to transmit the timestamp of valid data, and the length of valid data is constructed control messages.
Data send buffering area 13, are used for according to the timestamp that begins to transmit valid data, calculate the initial address of valid data; The payload of data-message is sequentially carried out buffer memory according to timestamp, the address information bit of this data-message.
Control messages analysis module 22, be used for operating accordingly according to the type information of the control messages that receives, when receiving transmitting control message, then the length that begins to transmit the timestamp of valid data and valid data of control messages is taken out, and notify the recipient to prepare to receive Data Receiving buffering area data in buffer.
Data Receiving buffering area 23, the payload that is used for data-message that message decoder is sent is sequentially carried out buffer memory according to timestamp, the address information bit of this data-message.
Wherein, Data Receiving buffering area 23 is further used for calculating the initial address of depositing according to timestamp according to the payload of data-message in the Data Receiving buffering area.
The method of the transmission data of high-speed interface of the present invention when sending valid data, comprises the following steps:
Step 100: according to the timestamp that begins to transmit valid data, calculate the initial address of valid data, with the payload of data-message according to the timestamp of this data-message, address information bit sequentially buffer memory to data send buffering area; And the control messages that need send at control messages buffering area buffer memory;
Step 200: the message coding device carries out framing according to the OBSAI agreement, reads in the corresponding data of buffer memory from data with sending buffer sequence, and adds described timestamp, described address information bit for described data-message; And take out described control messages from described control messages buffer sequence, described control messages is inserted relevant position in the transmission link.
Wherein, according to the control messages type, begin to transmit the timestamp of valid data, and the length of valid data is constructed described control messages.
The method of the transmission data of high-speed interface of the present invention when receiving valid data, comprises the following steps:
Step 100 ': the Data Receiving buffering area goes out data-message according to the OBSAI protocol analysis, the payload of data-message is saved to the Data Receiving buffering area, and parses control messages; The Data Receiving buffering area sequentially carries out buffer memory with the payload of the data-message that described message decoder is sent according to timestamp, the address information bit of this data-message;
Step 200 ': when this control messages is transmitting control message, with the control messages that receives begin transmit the timestamp of valid data and the length of valid data is taken out, and notify the recipient to prepare to receive described Data Receiving buffering area data in buffer.
Wherein, in described step 200 ' in, comprise the following steps: that further the Data Receiving buffering area calculates the initial address of depositing according to the payload of data-message according to timestamp in the Data Receiving buffering area.
Wherein, the synchronised clock co-ordination that each module provides according to interface in the interface.
To transmit 4800 byte datas on 4 times of speed links of OBSAIRP3, the control messages type definition is that 10000b is an example, and the method for the transmission data of high-speed interface of the present invention is described below.
As shown in Figure 2, when sending valid data, comprise the following steps:
Step 11: clock synchronization module calculates the timestamp that can begin to transmit valid data according to the chip value on the current RP3 link.Wherein, when stabbing computing time, need to consider necessary pre-allowance.For example, current timestamp value is 23, and calculating at timestamp is to begin to send valid data at 25 o'clock.
Step 12: generate transmitting control message.Write time stamp value 25 in the timestamp information of message header writes control messages Class1 0000b in the control messages type information; Write the byte length 4800 of the data of this transmission in low 4 bytes of load of transmitting control message, the transmitting control message of generation is put into the control messages buffering area.
Step 13: according to calculating the good timestamp 25 that begins to transmit valid data, calculate valid data and send the initial address of preserving in the buffering area in data, beginning is deposited valid data toward buffering area.Wherein, the transmission unit that takies of valid data is relevant with link transmission speed.Under 4 times of rate behaviors, each transmission unit can transmit the valid data of 256 bytes, and the valid data of 4800 bytes need use 19 transmission units to transmit to finish.
Step 14: the rhythm packetizes messages that message coding device time synchronized module provides.If the data-message time slot, whether the message coding device no matter have valid data in the data buffer zone, the payload of taking out data-message from the data buffer zone transmission of packing.
Step 15: when timestamp is 25, just be the control messages time slot, when the control messages buffering area was not sky, the message coding device took out transmitting control message and sends.
In addition, as shown in Figure 3, when receiving valid data, comprise the following steps:
Step 21: the message coding device unpacks message according to the rhythm that clock synchronization module provides.If the data-message time slot, the message coding device solves the payload of data-message, calculates the initial address of preserving according to the timestamp in the message header in buffering area, writes in the Data Receiving buffering area; If the transmitting control message time slot, then execution in step 22.
Step 22: the message coding device solves transmitting control message, if when the type of this control messages is transmitting control message type (10000b), the control messages that receives is put into the control messages analysis module, and execution in step 23;
Step 23: obtaining the timestamp value that valid data begin to send from the message header of this transmitting control message is 25, and the length that obtains valid data from low 4 bytes of the payload of transmitting control message is 4800.Calculate valid data timestamp value in the Data Receiving buffering area and be the initial address that 25 data-message load begins to deposit, and execution in step 22.
Step 24:,, from the Data Receiving buffering area, read valid data and preserve according to the valid data initial address and the length information that get access to according to the rhythm that clock synchronization module provides.
In sum, the method according to high-speed interface of the present invention and transmission data thereof can transmit various types of data very flexibly, and reduced data transmits flow process.In addition, because valid data send by two different passages of data-message and control messages respectively with control information among the present invention, and the packing of data-message is separated and is surrounded by special module and finishes automatically according to agreement, so greatly improved the efficient of transfer of data, reduce the processing time of data-message, and can reduce message coding device and two Module Design difficulty of message decoder.
More than be in order to make those of ordinary skills understand the present invention; and to detailed description that the present invention carried out; but can expect; in the scope that does not break away from claim of the present invention and contained, can also make other variation and modification, these variations and revising all in protection scope of the present invention.
Claims (10)
1. a high-speed interface is characterized in that, its dispensing device comprises message coding device, control messages buffering area, and data transmission buffering area, wherein,
Described data send buffering area, are used for according to the timestamp that begins to transmit valid data, calculate the initial address of valid data; The payload of data-message is sequentially carried out buffer memory according to timestamp, the address information bit of this data-message;
Described control messages buffering area is used for the control messages that buffer memory need send;
Described message coding device is used for carrying out framing according to the OBSAI agreement, sends from data and reads in corresponding data the buffering area in proper order, and add timestamp, the address information bit of described data-message for described data-message; And take out described control messages from described control messages buffer sequence, described control messages is inserted relevant position in the transmission link.
2. high-speed interface as claimed in claim 1 is characterized in that, described control messages buffering area be used for according to the control messages type, begin to transmit the timestamp of valid data, and the length of valid data is constructed control messages.
3. a high-speed interface is characterized in that, its receiving system comprises message decoder, control messages analysis module, Data Receiving buffering area, wherein,
Described message decoder is used for going out data-message according to the OBSAI protocol analysis, and the payload of data-message is saved to the Data Receiving buffering area, and the control messages that parses is sent to the control messages analysis module;
Described control messages analysis module, be used for when this control messages is transmitting control message, with the control messages that receives begin transmit the timestamp of valid data and the length of valid data is taken out, and notify the recipient to prepare to receive described Data Receiving buffering area data in buffer;
Described Data Receiving buffering area, the payload that is used for data-message that described message decoder is sent is sequentially carried out buffer memory according to timestamp, the address information bit of this data-message.
4. high-speed interface as claimed in claim 3 is characterized in that, described Data Receiving buffering area is further used for calculating the initial address of depositing according to timestamp according to the payload of data-message in the Data Receiving buffering area.
5. as each described high-speed interface in the claim 1 to 4, it is characterized in that, further comprise clock synchronization module, be used to provide synchronised clock, for each module co-ordination in the interface.
6. the method for the transmission data of a high-speed interface is characterized in that, when sending valid data, comprises the following steps:
Steps A 1: according to the timestamp that begins to transmit valid data, calculate the initial address of valid data, with the payload of data-message according to the timestamp of this data-message, address information bit sequentially buffer memory to data send buffering area; And the control messages that need send at control messages buffering area buffer memory;
Step B1: the message coding device carries out framing according to the OBSAI agreement, reads in the corresponding data of buffer memory from data with sending buffer sequence, and adds described timestamp, described address information bit for described data-message; And take out described control messages from described control messages buffer sequence, described control messages is inserted relevant position in the transmission link.
7. the method for the transmission data of high-speed interface as claimed in claim 6 is characterized in that, according to the control messages type, begin to transmit the timestamp of valid data, and the length of valid data is constructed described control messages.
8. the method for the transmission data of a high-speed interface is characterized in that, when receiving valid data, comprises the following steps:
Steps A 2: message decoder goes out data-message according to the OBSAI protocol analysis, the payload of data-message is saved to the Data Receiving buffering area, and parses control messages; The Data Receiving buffering area sequentially carries out buffer memory with the payload of the data-message that described message decoder is sent according to timestamp, the address information bit of this data-message;
Step B2: when this control messages is transmitting control message, with the control messages that receives begin transmit the timestamp of valid data and the length of valid data is taken out, and notify the recipient to prepare to receive described Data Receiving buffering area data in buffer.
9. the method for the transmission data of high-speed interface as claimed in claim 8 is characterized in that, in described steps A 2, further comprises the following steps:
Described Data Receiving buffering area calculates the initial address of depositing according to the payload of data-message in the Data Receiving buffering area according to timestamp.
10. as the method for the transmission data of each described high-speed interface in the claim 6 to 9, it is characterized in that the synchronised clock co-ordination that each module provides according to interface in the interface.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009101773078A CN102036420A (en) | 2009-09-29 | 2009-09-29 | High-speed interface and data transmission method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009101773078A CN102036420A (en) | 2009-09-29 | 2009-09-29 | High-speed interface and data transmission method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102036420A true CN102036420A (en) | 2011-04-27 |
Family
ID=43888528
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009101773078A Pending CN102036420A (en) | 2009-09-29 | 2009-09-29 | High-speed interface and data transmission method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102036420A (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103543954A (en) * | 2012-07-16 | 2014-01-29 | 中兴通讯股份有限公司 | Data storage management method and device |
| CN107077691A (en) * | 2014-07-14 | 2017-08-18 | 甲骨文国际公司 | The strategy based on the age for determining database cache hit |
| US10755218B2 (en) | 2013-09-17 | 2020-08-25 | Responsys, Inc. | System and method for analyzing and tuning a marketing program |
| US11005673B2 (en) | 2014-07-18 | 2021-05-11 | Oracle International Corporation | Communication gateway services in a networked message distribution system |
-
2009
- 2009-09-29 CN CN2009101773078A patent/CN102036420A/en active Pending
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103543954A (en) * | 2012-07-16 | 2014-01-29 | 中兴通讯股份有限公司 | Data storage management method and device |
| CN103543954B (en) * | 2012-07-16 | 2018-03-23 | 深圳市中兴微电子技术有限公司 | A kind of data storage and management method and device |
| US10755218B2 (en) | 2013-09-17 | 2020-08-25 | Responsys, Inc. | System and method for analyzing and tuning a marketing program |
| CN107077691A (en) * | 2014-07-14 | 2017-08-18 | 甲骨文国际公司 | The strategy based on the age for determining database cache hit |
| US10754846B2 (en) | 2014-07-14 | 2020-08-25 | Oracle International Corporation | Age-based policies for determining database cache hits |
| US11126615B2 (en) | 2014-07-14 | 2021-09-21 | Oracle International Corporation | Message personalization over multiple internet messaging campaigns |
| US11005673B2 (en) | 2014-07-18 | 2021-05-11 | Oracle International Corporation | Communication gateway services in a networked message distribution system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101419282B (en) | Integration high speed remote sensing data receiving and processing equipment | |
| US8934890B2 (en) | Transmission of data bursts on a constant data rate channel | |
| CN101188477B (en) | A data packet sequence receiving method and device | |
| CN102667742A (en) | Radio control board for software-defined radio platform | |
| CN103875206A (en) | Data transmission method, and data forwarding equipment and system | |
| CN102036420A (en) | High-speed interface and data transmission method thereof | |
| CN105515638A (en) | Satellite-borne multi-load data frame transmission device and method | |
| CN103037032A (en) | Method using field programmable gate array (FPGA) to achieve 32-bit-addressing of SV data | |
| CN101686185B (en) | Method, device and system for transmitting TDM services in packet network | |
| CN104065588A (en) | Device for scheduling and buffering data packets and method thereof | |
| CN106878196B (en) | Data processing method and device of ADC plug-in | |
| WO2020038424A1 (en) | Data packet transmission method and apparatus, storage medium, and electronic apparatus | |
| CN101308480A (en) | Method for host serial simultaneously connecting multiple asynchronous serial equipment | |
| CN114125881A (en) | Interface data processing method, sending end equipment and receiving end equipment | |
| CN110912841A (en) | SRIO protocol control character and data packet separation system facing 128bit width | |
| CN101883329A (en) | Method and device for supporting MBMS (Multimedia Broadcast Multicast Service) business content synchronization based on integrated EPS (Evolved Packet System) | |
| Ronconi et al. | Multi-cobs: A novel algorithm for byte stuffing at high throughput | |
| CN103442091A (en) | Data transmission method and device | |
| CN102164095B (en) | Datagram segmentation and reassembly system and realization method for onboard switching module | |
| CN106789440B (en) | IP packet header detection method and device | |
| CN1859052B (en) | Asynchronous clock domain signal processing method and system | |
| TWI251407B (en) | Methods and apparatus for indicating packet boundaries in frames | |
| CN102595621A (en) | Method and apparatus for parameter storage control at uplink receiving terminal | |
| CN108737352A (en) | The radio physical layer processing system and method for compatible multi-protocols and nonstandard protocol | |
| CN101741757B (en) | Message sending method and communication equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20110427 |