CN101870443A

CN101870443A - Multilayer line conduction type wafer-level chip of micro-electro-mechanical system

Info

Publication number: CN101870443A
Application number: CN200910031523A
Authority: CN
Inventors: 陈闯
Original assignee: KUNSHAN XITAI MICROELECTRONICS TECHNOLOGY Co Ltd
Current assignee: KUNSHAN XITAI MICROELECTRONICS TECHNOLOGY Co Ltd
Priority date: 2009-04-22
Filing date: 2009-04-22
Publication date: 2010-10-27

Abstract

The invention discloses a multilayer line conduction type wafer-level chip of a micro-electro-mechanical system. An integrated circuit pad and a light gathering zone are arranged on the upper end surface of a wafer, both sides of the integrated circuit pad are filled with adhesive layers, the integrated circuit pad and the adhesive layers are bonded with glass through resins, the lower part of the wafer is provided with at least two layers of lines conducted with the integrated circuit pad, all the layers of lines of the wafer are conducted as designed, the lines close to the integrated circuit pad and the non-conducting part of the integrated circuit pad are separated by an insulating layer, the non-conducting parts among each layer of lines are separated by insulating layers, a plurality of tin ball pads are formed on the lines close to the lower end surface of the wafer as designed, the lower end surface of the wafer is an insulating layer, a tin ball exposing out of the lower end surface of the wafer is arranged on the position corresponding to the tin ball pad on the lower end surface of the wafer, and the tin ball and the tin ball pad are conducted. Because the lower part of the wafer is provided with at least two layers of mutually conducted lines to replace one layer of original lines, the invention meets the various needs of clients in respects of multiple lines, wide lines and small pad spaces on small sizes.

Description

The multilayer line conduction type wafer-level chip of micro-electro-mechanical system

Technical field

The present invention relates to the wafer-level chip of micro-electro-mechanical system technical field, especially a kind of multilayer line conduction type wafer-level chip of micro-electro-mechanical system.

Background technology

(the English abbreviation: MEMS) (English is called for short the chip through-silicon-via wafer current level micro electromechanical system: TSV) in the encapsulation technology manufacturing process, generally adopt individual layer line layout form, expose wafer inner conductive piece (English abbreviation: pad) by preceding operation, sputtering aluminum, photoresistance coating exposure imaging, nickel plating, remove photoresist, deluster and carve the aluminium of glue-line, etching, the nickel plating gold, welding resisting layer coating exposure imaging, paste solder printing, technologies such as Reflow Soldering make the wafer inside and outside electrically interconnected, produce needed circuit and BGA (English abbreviation: BGA) weld pad, wafer-level micro electromechanical system (MEMS) chip of producing by above-mentioned technology contains the circuit of one deck and conducting block conducting, general line width and circuit or weld pad spacing are at the 40-100 micrometer range, spacing between the weld pad edge is many about 300 microns, electrically interconnectedly in the spacing about 300 microns go out three to four circuits from the wafer inside and outside, and satisfy the requirement of live width line-spacing, operation faces various problems under the prior art condition, there is etching unclean during as etching, disconnected short circuit problem etc., it is extremely difficult to avoid bad problem, directly influences output and yield, and the design of customer line must be drawn three or above circuit sometimes in spacing between the weld pad edge, make production technology face adverse conditions, the yield cost advantage no longer, thereby the restriction competitiveness of product.

Summary of the invention

In order to overcome above-mentioned defective, the invention provides a kind of multilayer line conduction type wafer-level chip of micro-electro-mechanical system, can reach multi-line on the customer requirement product small size, wide circuit and little weld pad spacing each side needs.

The present invention for the technical scheme that solves its technical problem and adopt is:

A kind of multilayer line conduction type wafer-level chip of micro-electro-mechanical system, comprise glass and wafer, (the English abbreviation: IC) face is the upper surface with the integrated circuit of wafer, the upper surface of described wafer is provided with integrated circuit weld pad and extraction regions, the integrated circuit weld pad part both sides of described wafer are filled with glue and form glue-line, the integrated circuit weld pad of the upper surface of wafer and glue-line are by resin and glass bonding, the bottom of described wafer is provided with the circuit that the integrated circuit weld pad with wafer is conducted, the bottom of described wafer is provided with two-layer at least circuit, press the design conducting between each layer line road of wafer, near the circuit of integrated circuit weld pad and the non-conduction place obstruct of integrated circuit weld pad insulating barrier is arranged, non-conduction place between each layer line road intercepts insulating barrier, circuit near the wafer lower surface is formed with some tin ball pad by design, the wafer lower surface is an insulating barrier, the position of the corresponding tin ball pad in described wafer lower surface is provided with the tin ball that exposes outside the wafer lower surface, described tin ball and the conducting of tin ball pad.

The invention has the beneficial effects as follows:, thereby realized client's multi-line on small size, the each side needs of wide circuit and little weld pad spacing because the bottom of wafer is provided with and two-layerly at least substitutes one deck circuit originally by design conducting mutual conduction line; Can adopt traditional circuit interlayer conduction technology during making, successfully manage product size downsizing and product circuit densification, improve the product yield.

Description of drawings

Fig. 1 is a cross-sectional view of the present invention.

The specific embodiment

Embodiment: a kind of multilayer line conduction type wafer-level chip of micro-electro-mechanical system, comprise glass 1 and wafer, integrated circuit (IC) face with wafer is the upper surface, the upper surface of described wafer is provided with integrated circuit weld pad 2 and extraction regions 3, the integrated circuit weld pad part both sides of described wafer are filled with glue 4 and form glue-line, the integrated circuit weld pad 2 of the upper surface of wafer and glue-line are by resin 5 and glass bonding, the bottom of described wafer is provided with the circuit 6 that the integrated circuit weld pad 2 with wafer is conducted, the bottom of described wafer is provided with two-layer at least circuit 6, press the design conducting between each layer line road 6 of wafer, near the circuit of integrated circuit weld pad 2 and the non-conduction place obstruct of integrated circuit weld pad 2 insulating barrier 7 is arranged, non-conduction place between each layer line road 6 intercepts insulating barrier 7, circuit 6 near the wafer lower surface is formed with some tin ball pad 8 by design, the wafer lower surface is an insulating barrier 7, the position of the corresponding tin ball pad 8 in described wafer lower surface is provided with the tin ball 9 that exposes outside the wafer lower surface, described tin ball 9 and 8 conductings of tin ball pad.

Because the bottom of wafer is provided with and two-layerly at least substitutes one deck circuit originally by design conducting mutual conduction line, thereby has realized client's multi-line on small size, the each side needs of wide circuit and little weld pad spacing; Can adopt traditional circuit interlayer conduction technology during making, successfully manage product size downsizing and product circuit densification, improve the product yield.

Claims

1. multilayer line conduction type wafer-level chip of micro-electro-mechanical system, comprise glass (1) and wafer, integrated circuit face with wafer is the upper surface, the upper surface of described wafer is provided with integrated circuit weld pad (2) and extraction regions (3), the integrated circuit weld pad part both sides of described wafer are filled with glue (4) and form glue-line, the integrated circuit weld pad of the upper surface of wafer and glue-line are by resin (5) and glass bonding, the bottom of described wafer is provided with the circuit (6) that the integrated circuit weld pad with wafer is conducted, it is characterized in that: the bottom of described wafer is provided with two-layer at least circuit, press the design conducting between each layer line road of wafer, near the circuit of integrated circuit weld pad and the non-conduction place obstruct of integrated circuit weld pad insulating barrier (7) is arranged, non-conduction place between each layer line road intercepts insulating barrier, circuit near the wafer lower surface is formed with some tin ball pad (8) by design, the wafer lower surface is an insulating barrier, the position of the corresponding tin ball pad in described wafer lower surface is provided with the tin ball (9) that exposes outside the wafer lower surface, described tin ball and the conducting of tin ball pad.