CN101798054A - Wafer-level vacuum encapsulating method for micro-electromechanical device - Google Patents

Wafer-level vacuum encapsulating method for micro-electromechanical device Download PDF

Info

Publication number
CN101798054A
CN101798054A CN 201010166444 CN201010166444A CN101798054A CN 101798054 A CN101798054 A CN 101798054A CN 201010166444 CN201010166444 CN 201010166444 CN 201010166444 A CN201010166444 A CN 201010166444A CN 101798054 A CN101798054 A CN 101798054A
Authority
CN
China
Prior art keywords
wafer
thickness
cover wafer
electro mechanical
encapsulating method
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 201010166444
Other languages
Chinese (zh)
Other versions
CN101798054B (en
Inventor
方辉
雷述宇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NORTH GUANGWEI TECHNOLOGY INC.
Original Assignee
BEIJING GUANGWEIJI ELECTRICITY TECHNOLOGIES Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BEIJING GUANGWEIJI ELECTRICITY TECHNOLOGIES Co Ltd filed Critical BEIJING GUANGWEIJI ELECTRICITY TECHNOLOGIES Co Ltd
Priority to CN2010101664444A priority Critical patent/CN101798054B/en
Publication of CN101798054A publication Critical patent/CN101798054A/en
Application granted granted Critical
Publication of CN101798054B publication Critical patent/CN101798054B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Micromachines (AREA)

Abstract

The invention provides a wafer-level vacuum encapsulating method for a micro-electromechanical device, which comprises the following steps in turn: S1, preparing a seal cover wafer and a device wafer; S2, growing a seal ring on the fronts of the device wafer and the seal cover wafer respectively; S3, growing a solder on the seal ring on the front of the seal cover wafer; S4, performing deep silicon etching on the seal cover wafer to form a groove by using the seal ring as a mask; S5, growing a degasser film on the front of the seal cover wafer, wherein the pattern of the degasser film is directly obtained from the grown mask plate; S6, heating linkage equipment to activate the degasser film, and bonding the seal cover wafer and the device wafer together; S7, growing an anti-reflection film on the back of the seal cover wafer, wherein the pattern of the anti-reflection film is directly obtained from the grown mask plate; and S8, cutting flakes. The method avoids the influence of the post process on the previous process by adjusting the sequence of the processes, and is particularly suitable for encapsulating infrared devices.

Description

The wafer-level vacuum encapsulating method of micro electro mechanical device
Technical field
The present invention relates to a kind of wafer-level vacuum encapsulating method of micro electro mechanical device.
Background technology
Concerning micro electronmechanical (MEMS) device, traditional encapsulation technology mainly is the encapsulation of chip-scale.Technological process comprises the steps: at first preparation MEMS chip on Silicon Wafer; Then wafer is carried out pitch cutting, releasing sacrificial layer, paster, lead-in wire; Last capping.In these steps, the later step of releasing sacrificial layer is all carried out at single chip.Owing to can produce hundreds and thousands of chips after a wafer pitch cutting, therefore the cost of this wafer-level package is very high.In fact, concerning the finished product of a MEMS device, about 90% cost all consumes in encapsulation.Therefore, reducing packaging cost is a main development trend of MEMS industry.Integrated circuit (IC) has been realized wafer-level packaging, on the basis of the wafer-level packaging technology of using for reference integrated circuit, has proposed the technical scheme of the wafer-level packaging technology of MEMS device at the MEMS Devices Characteristics.
Shown in Fig. 1, Fig. 2 A and Fig. 2 B, in the wafer-level vacuum encapsulating method of traditional MEMS device, participate in two wafer that have of encapsulation, the wafer at MEMS sensor (or integrated circuit) place is called device wafers (Device Wafer), and another sheet then is called cover wafer (Cap Wafer).
Plated multiple layer metal with the method for sputter on the device wafers 1 and formed sealing ring (Bond Ring) 4, sealing ring 4 constitutes a square frame.Sealing ring 4 outsides in device wafers 1 are provided with a plurality of lead wire tray 8, and lead wire tray 8 is passed the below of sealing ring 4 from device wafers 1 inside, form with the MEMS sensor (or integrated circuit) of device wafers 1 to be electrically connected.
Sealing ring 4 opposite positions with device wafers 1 on the cover wafer 2 have plated multiple layer metal with the method for sputter, form sealing ring 7.
Also plated one deck scolder 5 on the sealing ring 7 of cover wafer 2 by the method for plating or electronic printing.The effect of sealing ring 7 is the wellabilities in the time of should strengthening scolder 5 fusings, can stop scolder 5 scattering and permeatings again, avoids scolder 5 to contact with cover wafer 2.
Use vacuum bonding equipment then, the sealing ring on the device wafers 14 is aligned and contacts with the sealing ring 7 of cover wafer 2, after heating under atmosphere or the vacuum environment makes scolder 5 fusings, stop heating; After treating scolder 5 coolings, two wafer just have been bonded together; The unit one by one that forms after with bonding with slicing machine cuts down at last, just becomes a complete tube core, and chip is as the bottom of tube core, and capping is as the top of tube core, and scolder is as the side wall of tube core.
In the wafer-level vacuum encapsulating method of this traditional MEMS device,, certain height is arranged because the MEMS sensor all contains hanging structure usually.In the process of bonding, scolder 5 can fusion and crystallizations again, the thickness that actual (real) thickness will be when electroplating, and the top of MEMS sensor 3 might contact with cover wafer 2 behind the bonding, causes inefficacy, the encapsulation of this conventional method, crash rate is very high.
In addition, above-described only is general MEMS wafer method for packing.Different MEMS devices, the specific requirement of its packaging technology is different.Some device, such as non-refrigeration formula infrared emanation meter array (IRFPA), its chip need be under vacuum environment could operate as normal, so need Vacuum Package, its difficulty is greater than air-tight packaging and conventional encapsulation.Therefore how to realize that vacuum and long-term maintenance vacuum are challenges always.Common solution is to use getter (Getter) material.Getter is the block shape normally, must be fixed on the encapsulation shell.This mode obviously is not suitable for wafer-level package.In wafer-level packaging, gettering material (Ti, TiZr, TiZrV etc.) must be deposited on the form of film on the wafer, normally is deposited on the cover wafer, activates in vacuum environment before the bonding.Do not select to the reason of device wafers deposition gettering material to be:
(a) the technological process more complicated of chip will experience repeatedly cleaning, etching, and the high temperature in the technical process may activate getter in advance.
(b) zone occupied of getter can increase area of chip, and the number of chips that can comprise on the same wafer will reduce, thereby reduces production capacity, increases cost.
In addition, non-refrigeration formula infrared emanation meter array (IRFPA) is used for infrared imaging or temperature survey more, therefore need extraneous infrared energy to penetrate encapsulating material and incide on the chip, this has also proposed requirement to cover wafer in the transmitance of infrared band.In infrared device, the material through being commonly used for optical window has Si and Ge.Si and Ge in 8-12um wave band transmitance at 40%-55%, then lower in 12-14um wave band transmitance, therefore separately also be not enough to reach the requirement of transmitance by wafer material itself.The reason that transmitance is on the low side is that quite a few incident light has been reflected on the surface of air-wafer.In order to reduce reflection, often need plate one deck anti-reflection film at the cover wafer one or both sides.
After need activating, could use getter.The active mode of film getter is realized by heating a period of time before bonding, in during this period of time, must be guaranteed that MEMS sensor and anti-reflection film are not subjected to the influence of high temperature.Because the temperature of bonding can not be too low, therefore tend to surpass the maximum temperature that anti-reflection film can bear.So also just limit anti-reflection film and can not be plated in the front of cover wafer.
Sealing ring, getter and anti-reflection film occupy different zones on optical window, therefore need effective patterned way.Sealing ring can use common photoetching or stripping technology to handle.But high temperature, acid, alkali, plasma etc. all might change the performance of anti-reflection film or getter, at infrared device unique packaging technology must be arranged.
Summary of the invention
The present invention will solve the technical problem of the wafer-level packaging of infrared device.
For solving the problems of the technologies described above, the present invention proposes following technical scheme:
The wafer-level vacuum encapsulating method of micro electro mechanical device of the present invention in turn includes the following steps:
S1, wafer prepare: prepare cover wafer and prepared the device wafers of chip, wherein this cover wafer is the silicon single crystal that zone-melting process is grown, crystal orientation<100 〉;
S2, the positive and positive growth of this cover wafer sealing ring in this device wafers respectively;
S3, one deck scolder of on the sealing ring in this cover wafer front, growing;
S4, utilize sealing ring to be mask, use reactive ion etching process that dark silicon etching is carried out in the cover wafer front, form groove;
S5, in this cover wafer front with sputter or evaporation technology growth Fe Getter Films Prepared, the mask of its figure during directly by growth obtains;
S6, use wafer bonding equipment earlier by the heat activation anti-reflection film, are bonded together device wafers and cover wafer again;
S7, at this cover wafer reverse side with the evaporation technology anti-reflection film of growing, the mask of its figure during directly by growth obtains;
S8, pitch cutting.
Wherein, the sealing ring among the described step S2 is followed successively by from inside to outside:
Titanium, chromium or vanadium thickness are 300~700
Figure GSA00000098221000041
Nickel thickness is 5000~7000
Figure GSA00000098221000042
Titanium, chromium or vanadium thickness are 500~1000
Nickel thickness is 5000~7000
Gold, platinum or palladium thickness are 400~1000
Figure GSA00000098221000045
Preferably, described sealing ring is followed successively by from inside to outside:
Titanium thickness is 500
Figure GSA00000098221000046
Nickel thickness is 6000
Figure GSA00000098221000047
Titanium thickness is 500
Figure GSA00000098221000048
Nickel thickness is 6000
Figure GSA00000098221000049
Gold thickness is 500
Figure GSA000000982210000410
Among the described step S3, this solder thickness is 35~55um.
Among the described step S3, this scolder is tin, terne metal, sn-ag alloy or Sillim's alloy.
In the described step 4, this depth of groove 50~400um, preferred depth of groove 100um.
Among the described step S5, the material of this getter is titanium, titanium-zirconium alloy or titanium zirconium vanadium alloy.
Among the described step S7, the anti-reflection film material on this cover wafer is one or more of zinc sulphide, germanium and zinc selenide.
The advantage and the good effect of the wafer-level vacuum encapsulating method of micro electro mechanical device of the present invention are: the present invention is by adjusting the grow process sequences of this several steps of sealing ring growth, solder deposition, getter growth, anti-reflection film, and the figure of getter and anti-reflection film all be directly by mask the film growth stage with regard to straight forming, just avoided to change the photoetching and the etching technics of these two kinds of film performances in principle, promptly avoided the influence of postchannel process preceding road process results.Simultaneously, in the method for the present invention, make mask, cover wafer carried out dark silicon etching with the sealing ring that has formed, in the etching process used gas only and pasc reaction, not with sealing ring 7 in metal reaction, therefore can not damage sealing ring and scolder.Dark silicon etching has formed groove on cover wafer, thereby increased MEMS sensor behind the bonding the top might and cover wafer between distance, guaranteed that the MEMS sensor can not contact with cover wafer, so can avoid the inefficacy that causes because of the two contact, so method of the present invention has farthest reduced crash rate.
Description of drawings
Fig. 1 is the wafer scale Vacuum Package principle schematic of traditional micro electro mechanical device;
Fig. 2 A represents the seal ring structure schematic diagram of device wafers in the micro electro mechanical device shown in Figure 1;
Fig. 2 B represents the seal ring structure schematic diagram of cover wafer in the micro electro mechanical device shown in Figure 1;
Fig. 3 A-Fig. 3 H represents the schematic flow sheet that example illustrates the wafer-level vacuum encapsulating method of micro electro mechanical device of the present invention that is encapsulated as with non-cooling type ultrared micrometering kampometer;
Fig. 4 represents the structural representation of a unit of the employed mask of growth getter in the wafer-level vacuum encapsulating method of micro electro mechanical device of the present invention, a unit figure that has only shown mask among the figure, the actual mask version comprises a plurality of such graphic elements, cover whole wafer, the position that has been shown in dotted line sealing ring among the figure;
Fig. 5 represents the structural representation of the employed mask of growth anti-reflection film step in the wafer-level vacuum encapsulating method of micro electro mechanical device of the present invention, a unit figure that has only shown mask among the figure, the actual mask version comprises a plurality of such graphic elements, cover whole wafer, the position that has been shown in dotted line sealing ring among the figure.
Reference numeral among the figure: 1. device wafers; 2. cover wafer; 3.MEMS sensor; 4. device wafers sealing ring; 5. scolder; 6. Fe Getter Films Prepared; 7. cover wafer sealing ring; 8. lead wire tray; 9. cover wafer reverse side anti-reflection film.
The specific embodiment
Below with the wafer-level vacuum encapsulating method that example illustrates micro electro mechanical device that is encapsulated as of non-cooling type ultrared micrometering kampometer chip.
With reference to Fig. 3 A-Fig. 3 H, Fig. 4 and Fig. 5.According to method of the present invention, the wafer-level vacuum encapsulating method of non-cooling type ultrared micrometering kampometer chip 30 in turn includes the following steps:
S1, wafer are prepared: prepare cover wafer 2 and device wafers 1, wherein cover wafer 2 is the silicon single crystal or the germanium single crystal of molten method growth, crystal orientation<100 〉; Prepared in the device wafers 1 non-cooling type ultrared micrometering kampometer 30 and lead wire tray 8 have been arranged.
S2, respectively at device wafers 1 front and cover wafer 2 positive growth sealing rings 4,7, concrete steps are:
S2a, the photoresist about device wafers 1 front and cover wafer 2 positive spin coating 2um (positive glue) respectively;
S2b, exposure imaging carve the sealing ring figure;
S2c, sputter growth successively on the sealing ring figure:
Titanium (Ti) thickness is 500
Figure GSA00000098221000061
Nickel (Ni) thickness is 6000
Figure GSA00000098221000062
Titanium (Ti) thickness is 500
Figure GSA00000098221000063
Nickel (Ni) thickness is 6000
Figure GSA00000098221000064
Gold (Au) thickness is 500
Figure GSA00000098221000065
Certainly the thickness of forming each layer of sealing ring is not limited to above-mentioned point value, and each layer thickness all is feasible in following scope:
Titanium (Ti) thickness is 300~700
Figure GSA00000098221000071
Nickel (Ni) thickness is 5000~7000
Figure GSA00000098221000072
Titanium (Ti) thickness is 500~1000
Nickel (Ni) thickness is 5000~7000
Figure GSA00000098221000074
Gold (Au) thickness is 400~1000
Figure GSA00000098221000075
Titanium wherein (Ti) also can be replaced by chromium (Cr) or vanadium (V), and gold (Au) also can be replaced by platinum (Pt) or palladium (Pd);
S2d, respectively device wafers 1 and cover wafer 2 are cleaned the unnecessary metal film of peel-away removal photoresist and sealing ring top in the ultrasonic cleaning machine with acetone;
S2e, 300 ℃ of down annealing 8 minutes.
S3, on the sealing ring 7 in cover wafer 2 fronts, with the gray tin (Sn) of the method for droplet ejection, plating or chemical plating growth one deck as scolder 5, the thickness of gray tin is 50 ± 5um, the thickness of scolder 5 all is feasible in 35~55um scope.
Electroplating or during chemical plating method growth gray tin, electroplate or chemical plating before photoresist (positive glue) about cover wafer 2 positive spin coating 2um; Exposure imaging exposes sealing ring 7 afterwards; Electroplate then or chemical plating; Remove residual photoresist at last.
S4, be mask with sealing ring 7 and the scolder on it 5, with reactive ion etching process cover wafer carried out dark silicon etching, etching depth is decided to be 100um, is the groove of 100um to form the degree of depth.In this step, etching depth is not limited to 100um, all is feasible in 50~400um scope, specifically can rationally determine according to the height of hanging structure in the MEMS sensor.
S5, in cover wafer 2 fronts with sputter or evaporation technology growth Fe Getter Films Prepared 6, getter material is a titanium-zirconium alloy, blocks the zone that does not need long film with mask in the growth course.Need growth district 11 (see figure 4)s of long film to be about 1 * 6mm, the thickness of mask only is 0.5mm, in growth district 11, can not produce tangible occlusion effect, that is to say, the size of growth district 11 is more a lot of greatly than mask plate thickness, then mask can obviously not block the edge of growth district 11, and film all is more uniform in the long-living long zone 11 of the overwhelming majority like this.The material of getter also can be selected titanium or titanium zirconium vanadium alloy etc. for use.
S6, use wafer bonding equipment are earlier by the heat activation anti-reflection film; Then this cover wafer is aimed at and contacted with the sealing ring of this device wafers, under vacuum condition, add this heat-sealing lid wafer and melt fully, be cooled to room temperature again, thereby cover wafer 1 is bonded to device wafers 2 until this scolder.
S7, at the positive deposited by electron beam evaporation technologies growth of cover wafer 2 anti-reflection films 9, the anti-reflection film material is one or more in zinc sulphide (ZnS), germanium (Ge) and the zinc selenide (ZnSe), blocks the zone that does not need long film with mask in the growth course.Need growth district 12 (see figure 5)s of long film to be about 8 * 8mm, the thickness of mask only is 0.5mm, in growth district 12, can not produce tangible occlusion effect (Shadow effect), that is to say, the size of growth district 12 is more a lot of greatly than mask plate thickness, then mask can obviously not block the edge of growth district 12, and film all is more uniform in the long-living long zone 12 of the overwhelming majority like this.
S8, pitch cutting.
In the wafer-level vacuum encapsulating method of micro electro mechanical device of the present invention, the step of growth sealing ring and scolder is arranged in growth getter and growth anti-reflection film step front, so the needed chemical wet etching technology of sealing ring figure moulding, sealing ring high temperature of annealing and the chemical composition in the electroplate liquid character that can not have influence on getter and anti-reflection film.In addition, among the present invention, the nickel in the sealing ring (Ni) adopts hierarchy.Too thick nickel film may cause demoulding owing to stress is excessive.Insert one deck 500~1000 in the centre Titanium film relieve stresses effectively.What gross thickness was that the nickel film of 1.2um plays a part is to stop scolder diffusion.400~1000
Figure GSA00000098221000082
Gold can strengthen the wetability of scolder.Utilize in the reactive ion etching technology etching gas to the selectivity of material, as mask, can directly carry out dark silicon etching, saved the step of photoetching cover wafer with sealing ring and the scolder on it.So the wafer-level vacuum encapsulating method of micro electro mechanical device of the present invention is specially adapted to the wafer scale Vacuum Package of infrared micro electro mechanical device.
The wafer-level vacuum encapsulating method of micro electro mechanical device of the present invention, technology is simple, is convenient to realize, can shorten the encapsulation cycle of micro electro mechanical device greatly, improves production capacity, reduces packaging cost.
Though described the present invention with reference to several exemplary embodiments, should be appreciated that used term is explanation and exemplary and nonrestrictive term.The spirit or the essence that do not break away from invention because the present invention can specifically implement in a variety of forms, so be to be understood that, the foregoing description is not limited to any aforesaid details, and should be in the spirit and scope that claim limited of enclosing explain widely, therefore fall into whole variations in claim or its equivalent scope and remodeling and all should be the claim of enclosing and contain.

Claims (8)

1. the wafer-level vacuum encapsulating method of a micro electro mechanical device is characterized in that, this method in turn includes the following steps:
S1, wafer prepare: prepare cover wafer and prepared the device wafers of chip, wherein this cover wafer is silicon single crystal or the germanium single crystal that zone-melting process is grown, crystal orientation<100 〉;
S2, the positive and positive growth of this cover wafer sealing ring in this device wafers respectively;
S3, one deck scolder of on the sealing ring in this cover wafer front, growing;
S4, utilize sealing ring to be mask, use reactive ion etching process that dark silicon etching is carried out in the cover wafer front, form groove;
S5, in this cover wafer front with sputter or evaporation technology growth Fe Getter Films Prepared, the mask of its figure during directly by growth obtains;
S6, use wafer bonding equipment earlier by the heat activation anti-reflection film, are bonded together device wafers and cover wafer again;
S7, at this cover wafer reverse side with the evaporation technology anti-reflection film of growing, the mask of its figure during directly by growth obtains;
S8, pitch cutting.
2. the wafer-level vacuum encapsulating method of micro electro mechanical device according to claim 1 is characterized in that, the sealing ring among the described step S2 is followed successively by from inside to outside:
Titanium, chromium or vanadium thickness are 300~700
Nickel thickness is 5000~7000
Figure FSA00000098220900012
Titanium, chromium or vanadium thickness are 500~1000
Figure FSA00000098220900013
Nickel thickness is 5000~7000
Figure FSA00000098220900014
Gold, platinum or palladium thickness are 400~1000
Figure FSA00000098220900015
3. the wafer-level vacuum encapsulating method of micro electro mechanical device according to claim 2 is characterized in that, described sealing ring is followed successively by from inside to outside:
Titanium thickness is 500
Figure FSA00000098220900021
Nickel thickness is 6000
Figure FSA00000098220900022
Titanium thickness is 500
Figure FSA00000098220900023
Nickel thickness is 6000
Figure FSA00000098220900024
Gold thickness is 500
Figure FSA00000098220900025
3. the wafer-level vacuum encapsulating method of micro electro mechanical device according to claim 1 is characterized in that, among the described step S3, this solder thickness is 35~55um.
4. the wafer-level vacuum encapsulating method of micro electro mechanical device according to claim 3 is characterized in that, among the described step S3, this scolder is tin, terne metal, sn-ag alloy or gold-tin alloy.
5. the wafer-level vacuum encapsulating method of micro electro mechanical device according to claim 1 is characterized in that, among the described step S4, the degree of depth of groove is 50~400um.
6. the wafer-level vacuum encapsulating method of micro electro mechanical device according to claim 5 is characterized in that, among the described step S4, the degree of depth of groove is 100um.
7. the wafer-level vacuum encapsulating method of micro electro mechanical device according to claim 6 is characterized in that, among the described step S5, the material of this getter is titanium, titanium-zirconium alloy or titanium zirconium vanadium alloy.
8. according to the wafer-level vacuum encapsulating method of arbitrary described micro electro mechanical device of claim 1-7, it is characterized in that among the described step S7, the anti-reflection film material on this cover wafer is one or more of zinc sulphide, germanium and zinc selenide.
CN2010101664444A 2010-05-10 2010-05-10 Wafer-level vacuum encapsulating method for micro-electromechanical device Active CN101798054B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2010101664444A CN101798054B (en) 2010-05-10 2010-05-10 Wafer-level vacuum encapsulating method for micro-electromechanical device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2010101664444A CN101798054B (en) 2010-05-10 2010-05-10 Wafer-level vacuum encapsulating method for micro-electromechanical device

Publications (2)

Publication Number Publication Date
CN101798054A true CN101798054A (en) 2010-08-11
CN101798054B CN101798054B (en) 2012-04-25

Family

ID=42593924

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2010101664444A Active CN101798054B (en) 2010-05-10 2010-05-10 Wafer-level vacuum encapsulating method for micro-electromechanical device

Country Status (1)

Country Link
CN (1) CN101798054B (en)

Cited By (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102351141A (en) * 2011-11-01 2012-02-15 北京大学 Wafer level vacuum encapsulating method for MEMS (Micro Electro Mechanical System) components
CN102583219A (en) * 2012-03-29 2012-07-18 江苏物联网研究发展中心 Vacuum package structure and vacuum packaging method for wafer-level MEMS (micro-electromechanical system) devices
CN102629656A (en) * 2012-03-15 2012-08-08 苏州晶品光电科技有限公司 LED sealing structure with high heat dissipation effect and sealing method thereof
CN102633228A (en) * 2012-04-09 2012-08-15 武汉高德红外股份有限公司 Novel non-refrigeration infrared sensor wafer-level packaging method compatible with CMOS (Complementary Metal Oxide Semiconductor)-MEMS (Micro-Electro-Mechanical System)
CN102815657A (en) * 2011-06-08 2012-12-12 上海巨哥电子科技有限公司 Packaging structure and packaging method thereof
CN102923638A (en) * 2012-11-08 2013-02-13 姜利军 Hermetic sealing assembly and sealing method
CN102951596A (en) * 2012-11-12 2013-03-06 烟台睿创微纳技术有限公司 Vacuum packaging structure of semiconductor MEMS (Micro Electronic Mechanical System)
CN103985642A (en) * 2014-06-03 2014-08-13 杭州大立微电子有限公司 Wafer level packaging method and packaging structure
CN104752147A (en) * 2015-03-26 2015-07-01 华东理工大学 Microwave micro-plasma electron source
CN104986720A (en) * 2015-05-27 2015-10-21 重庆大学 MEMS wafer level vacuum packaging structure and method
CN105084295A (en) * 2014-04-25 2015-11-25 中芯国际集成电路制造(上海)有限公司 Semiconductor device, manufacturing method thereof, and electronic apparatus
CN105366624A (en) * 2014-07-30 2016-03-02 中芯国际集成电路制造(上海)有限公司 A semiconductor device and a manufacturing method therefor and an electronic apparatus
CN105428256A (en) * 2014-07-30 2016-03-23 中芯国际集成电路制造(上海)有限公司 Semiconductor device, manufacturing method thereof and electronic device
CN107293509A (en) * 2017-06-22 2017-10-24 江苏物联网研究发展中心 Electric heating compounding activation device for wafer-level vacuum packaged getter
CN107369722A (en) * 2017-06-27 2017-11-21 上海集成电路研发中心有限公司 A kind of sensor-packaging structure and preparation method thereof
CN109346533A (en) * 2018-08-24 2019-02-15 西安赛恒电子科技有限公司 Wafer level packaging structure of chip and preparation method thereof
CN110299338A (en) * 2019-06-11 2019-10-01 苏斯贸易(上海)有限公司 A kind of inner prop external circular type two-region composite welding structure and hybrid bonded method
CN113035718A (en) * 2019-12-09 2021-06-25 北京万应科技有限公司 Cover plate, chip wafer packaging method and chip air tightness packaging method

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6479320B1 (en) * 2000-02-02 2002-11-12 Raytheon Company Vacuum package fabrication of microelectromechanical system devices with integrated circuit components
CN1462868A (en) * 2003-06-13 2003-12-24 中国科学院上海微系统与信息技术研究所 Isothermal solidification method for air-tight packing micro mechanical sensor
US6939784B2 (en) * 2003-03-26 2005-09-06 Northrop Grumman Corporation Wafer scale package and method of assembly
CN101134557A (en) * 2007-08-31 2008-03-05 中国电子科技集团公司第二十四研究所 Partial vacuum packaging method for resonant mode pressure sensor chip
CN101434374A (en) * 2008-12-23 2009-05-20 中国科学院上海微系统与信息技术研究所 Structure and implementing method of MEMS device disc grade chip size hermetic package
US20090294879A1 (en) * 2008-05-30 2009-12-03 Analog Devices, Inc. Method for Capping a MEMS Wafer

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6479320B1 (en) * 2000-02-02 2002-11-12 Raytheon Company Vacuum package fabrication of microelectromechanical system devices with integrated circuit components
US6939784B2 (en) * 2003-03-26 2005-09-06 Northrop Grumman Corporation Wafer scale package and method of assembly
CN1462868A (en) * 2003-06-13 2003-12-24 中国科学院上海微系统与信息技术研究所 Isothermal solidification method for air-tight packing micro mechanical sensor
CN101134557A (en) * 2007-08-31 2008-03-05 中国电子科技集团公司第二十四研究所 Partial vacuum packaging method for resonant mode pressure sensor chip
US20090294879A1 (en) * 2008-05-30 2009-12-03 Analog Devices, Inc. Method for Capping a MEMS Wafer
CN101434374A (en) * 2008-12-23 2009-05-20 中国科学院上海微系统与信息技术研究所 Structure and implementing method of MEMS device disc grade chip size hermetic package

Cited By (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102815657B (en) * 2011-06-08 2015-10-21 上海巨哥电子科技有限公司 A kind of encapsulating structure and method for packing thereof
CN102815657A (en) * 2011-06-08 2012-12-12 上海巨哥电子科技有限公司 Packaging structure and packaging method thereof
CN102351141A (en) * 2011-11-01 2012-02-15 北京大学 Wafer level vacuum encapsulating method for MEMS (Micro Electro Mechanical System) components
CN102629656A (en) * 2012-03-15 2012-08-08 苏州晶品光电科技有限公司 LED sealing structure with high heat dissipation effect and sealing method thereof
CN102629656B (en) * 2012-03-15 2014-12-24 苏州晶品光电科技有限公司 LED sealing structure with high heat dissipation effect and sealing method thereof
CN102583219A (en) * 2012-03-29 2012-07-18 江苏物联网研究发展中心 Vacuum package structure and vacuum packaging method for wafer-level MEMS (micro-electromechanical system) devices
CN102633228A (en) * 2012-04-09 2012-08-15 武汉高德红外股份有限公司 Novel non-refrigeration infrared sensor wafer-level packaging method compatible with CMOS (Complementary Metal Oxide Semiconductor)-MEMS (Micro-Electro-Mechanical System)
CN102923638A (en) * 2012-11-08 2013-02-13 姜利军 Hermetic sealing assembly and sealing method
CN102923638B (en) * 2012-11-08 2016-02-03 姜利军 Level Hermetic Package assembly and method for packing
CN102951596A (en) * 2012-11-12 2013-03-06 烟台睿创微纳技术有限公司 Vacuum packaging structure of semiconductor MEMS (Micro Electronic Mechanical System)
CN102951596B (en) * 2012-11-12 2015-05-13 烟台睿创微纳技术有限公司 Vacuum packaging structure of semiconductor MEMS (Micro Electronic Mechanical System)
CN105084295A (en) * 2014-04-25 2015-11-25 中芯国际集成电路制造(上海)有限公司 Semiconductor device, manufacturing method thereof, and electronic apparatus
CN103985642B (en) * 2014-06-03 2017-06-23 杭州大立微电子有限公司 Wafer-level packaging method and encapsulating structure
CN103985642A (en) * 2014-06-03 2014-08-13 杭州大立微电子有限公司 Wafer level packaging method and packaging structure
CN105366624B (en) * 2014-07-30 2017-06-13 中芯国际集成电路制造(上海)有限公司 A kind of semiconductor devices and its manufacture method and electronic installation
CN105366624A (en) * 2014-07-30 2016-03-02 中芯国际集成电路制造(上海)有限公司 A semiconductor device and a manufacturing method therefor and an electronic apparatus
CN105428256A (en) * 2014-07-30 2016-03-23 中芯国际集成电路制造(上海)有限公司 Semiconductor device, manufacturing method thereof and electronic device
CN105428256B (en) * 2014-07-30 2018-07-20 中芯国际集成电路制造(上海)有限公司 A kind of semiconductor devices and its manufacturing method and electronic device
CN104752147A (en) * 2015-03-26 2015-07-01 华东理工大学 Microwave micro-plasma electron source
CN104986720B (en) * 2015-05-27 2016-08-17 重庆大学 MEMS wafer-level vacuum package structure and method
CN104986720A (en) * 2015-05-27 2015-10-21 重庆大学 MEMS wafer level vacuum packaging structure and method
CN107293509A (en) * 2017-06-22 2017-10-24 江苏物联网研究发展中心 Electric heating compounding activation device for wafer-level vacuum packaged getter
CN107369722A (en) * 2017-06-27 2017-11-21 上海集成电路研发中心有限公司 A kind of sensor-packaging structure and preparation method thereof
CN109346533A (en) * 2018-08-24 2019-02-15 西安赛恒电子科技有限公司 Wafer level packaging structure of chip and preparation method thereof
CN110299338A (en) * 2019-06-11 2019-10-01 苏斯贸易(上海)有限公司 A kind of inner prop external circular type two-region composite welding structure and hybrid bonded method
CN113035718A (en) * 2019-12-09 2021-06-25 北京万应科技有限公司 Cover plate, chip wafer packaging method and chip air tightness packaging method

Also Published As

Publication number Publication date
CN101798054B (en) 2012-04-25

Similar Documents

Publication Publication Date Title
CN101798054B (en) Wafer-level vacuum encapsulating method for micro-electromechanical device
CN102275863B (en) Wafer-level vacuum encapsulating method for micro-electromechanical device
CN106531647B (en) A kind of encapsulating structure being fanned out to cake core and its packaging method
CN206505893U (en) Semiconductor equipment
CN103489885B (en) The wafer-level packaging method of image sensor chip
EP2915190B1 (en) Integrated bondline spacers for wafer level packaged circuit devices
CN108878296A (en) A kind of preparation method of three-dimensional micro convex point
TW200817278A (en) Mems device and method of fabricating the same
CN102351141A (en) Wafer level vacuum encapsulating method for MEMS (Micro Electro Mechanical System) components
CN100594595C (en) Method and chip for integrating micro electromechanical system device and integrated circuit
KR20140001218A (en) Stacked body and method for detaching stacked body
TW201232673A (en) Partially patterned lead frames and methods of making and using the same in semiconductor packaging
CN105185717A (en) Wafer level chip encapsulation method
CN101691200A (en) Low temperature vacuum encapsulation structure of non-refrigeration infrared detector and manufacturing method thereof
CN102583219A (en) Vacuum package structure and vacuum packaging method for wafer-level MEMS (micro-electromechanical system) devices
CN101998213A (en) Packaging structure of MEMS (Micro Electro Mechanical Systems) microphone and wafer packaging method thereof
CN110047858B (en) Packaging method of wafer-level infrared detection chip
CN105489620A (en) Method for manufacturing solid-state imaging device and method for manufacturing camera module
CN110473853A (en) A kind of encapsulating structure of DFN device, the packaging method without lead frame carrier and DFN device
CN106449939A (en) Structure of CSP chip with simplified upside-down-mounted LED structure and production method thereof
US6670205B1 (en) Method of fabricating image sensor equipped with lens
CN104900547B (en) The micro convex point preparation technology of multicomponent alloy composition
CN102214635A (en) Semiconductor package structure and manufacturing method thereof
KR100769042B1 (en) Gold Bump by Electroplating and Fabrication Method thereof
CN109346533A (en) Wafer level packaging structure of chip and preparation method thereof

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C56 Change in the name or address of the patentee

Owner name: NORTH GUANGWEI TECHNOLOGY INC.

Free format text: FORMER NAME: BEIJING GUANGWEIJI ELECTRICITY TECHNOLOGIES CO., LTD.

CP01 Change in the name or title of a patent holder

Address after: 117, room 100176, block B, 18 West South Road, Beijing economic and Technological Development Zone, Beijing, China

Patentee after: NORTH GUANGWEI TECHNOLOGY INC.

Address before: 117, room 100176, block B, 18 West South Road, Beijing economic and Technological Development Zone, Beijing, China

Patentee before: Beijing Guangweiji Electricity Technologies Co., Ltd.

C56 Change in the name or address of the patentee
CP02 Change in the address of a patent holder

Address after: 100176, Beijing economic and Technological Development Zone, Beijing, Rong Jingdong street, No. 1, building 12, 3, 1, unit 1011

Patentee after: NORTH GUANGWEI TECHNOLOGY INC.

Address before: 117, room 100176, block B, 18 West South Road, Beijing economic and Technological Development Zone, Beijing, China

Patentee before: NORTH GUANGWEI TECHNOLOGY INC.