AU2001271353A1 - Method and system for hierarchical metal-end, enclosure and exposure checking - Google Patents

Method and system for hierarchical metal-end, enclosure and exposure checking

Info

Publication number
AU2001271353A1
AU2001271353A1 AU2001271353A AU7135301A AU2001271353A1 AU 2001271353 A1 AU2001271353 A1 AU 2001271353A1 AU 2001271353 A AU2001271353 A AU 2001271353A AU 7135301 A AU7135301 A AU 7135301A AU 2001271353 A1 AU2001271353 A1 AU 2001271353A1
Authority
AU
Australia
Prior art keywords
vias
design rule
enclosure
design
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU2001271353A
Inventor
Muni B. S. Mohan
Kevin E. Moynihan
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cadence Design Systems Inc
Original Assignee
Cadence Design Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=24440885&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=AU2001271353(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Cadence Design Systems Inc filed Critical Cadence Design Systems Inc
Publication of AU2001271353A1 publication Critical patent/AU2001271353A1/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]

Abstract

An automated design rule checking software system processes a physical layout file of a circuit design to derive a list of vias needing design rule checks for violations in metal end, enclosure and/or exposure design rules. The process involves selection of vias likely to cause design rule check problems, selection of vias that violate an enclosure design rule, selection of vias violate metal end design rules, and design rule checks on the selected vias. Potentially problematic vias may be identified by expanding the dimensions of existing vias by a first predetermined minimum distance, subtracting out the metal area, and identifying those vias with residual portions remaining as potentially problematic vias. Candidate vias for an enclosure design rule check may be identified by expanding the dimensions of potentially problematic vias by a second predetermined minimum distance, subtracting out the metal area, and identifying those vias with residual portions remaining as violating the enclosure design rules. Candidate vias for a metal end design rule check may be identified by expanding the dimensions (excluding the corner regions) of potentially problematic vias by the first predetermined minimum distance, substracting out the metal area, and identifying those vias with residual portions remaining as violating the metal end design rules.
AU2001271353A 2000-07-03 2001-06-20 Method and system for hierarchical metal-end, enclosure and exposure checking Abandoned AU2001271353A1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US09/609,459 US6536023B1 (en) 2000-07-03 2000-07-03 Method and system for hierarchical metal-end, enclosure and exposure checking
US09609459 2000-07-03
PCT/US2001/019733 WO2002003261A1 (en) 2000-07-03 2001-06-20 Method and system for hierarchical metal-end, enclosure and exposure checking

Publications (1)

Publication Number Publication Date
AU2001271353A1 true AU2001271353A1 (en) 2002-01-14

Family

ID=24440885

Family Applications (1)

Application Number Title Priority Date Filing Date
AU2001271353A Abandoned AU2001271353A1 (en) 2000-07-03 2001-06-20 Method and system for hierarchical metal-end, enclosure and exposure checking

Country Status (7)

Country Link
US (1) US6536023B1 (en)
EP (1) EP1305744B1 (en)
JP (1) JP2004502259A (en)
AT (1) ATE316267T1 (en)
AU (1) AU2001271353A1 (en)
DE (1) DE60116769T2 (en)
WO (1) WO2002003261A1 (en)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19900980C1 (en) * 1999-01-13 2000-05-11 Siemens Ag Verification method for integrated circuit layout especially LSI circuits
US7080329B1 (en) * 2002-01-22 2006-07-18 Cadence Design Systems, Inc. Method and apparatus for identifying optimized via locations
US6892368B2 (en) * 2002-06-10 2005-05-10 Sun Microsystems, Inc. Patching technique for correction of minimum area and jog design rule violations
US6922822B2 (en) * 2002-07-19 2005-07-26 Hewlett-Packard Development Company, L.P. Verifying proximity of ground vias to signal vias in an integrated circuit
US6792586B2 (en) * 2002-07-23 2004-09-14 Sun Microsystems, Inc. Correction of spacing violations between wide class objects of dummy geometries
US6871332B2 (en) * 2002-07-23 2005-03-22 Sun Microsystems, Inc. Structure and method for separating geometries in a design layout into multi-wide object classes
US6883149B2 (en) * 2002-09-30 2005-04-19 Sun Microsystems, Inc. Via enclosure rule check in a multi-wide object class design layout
US6895568B2 (en) 2002-09-30 2005-05-17 Sun Microsystems, Inc. Correction of spacing violations between pure fill via areas in a multi-wide object class design layout
US6804808B2 (en) * 2002-09-30 2004-10-12 Sun Microsystems, Inc. Redundant via rule check in a multi-wide object class design layout
US6832360B2 (en) * 2002-09-30 2004-12-14 Sun Microsystems, Inc. Pure fill via area extraction in a multi-wide object class design layout
JP3924550B2 (en) * 2003-05-22 2007-06-06 Ｎｅｃエレクトロニクス株式会社 Semiconductor device, layout device and method, and program
US7007258B2 (en) * 2003-06-13 2006-02-28 Sun Microsystems, Inc. Method, apparatus, and computer program product for generation of a via array within a fill area of a design layout
JP4296051B2 (en) * 2003-07-23 2009-07-15 株式会社リコー Semiconductor integrated circuit device
US7096447B1 (en) 2003-10-15 2006-08-22 Sun Microsystems, Inc. Method and apparatus for efficiently locating and automatically correcting certain violations in a complex existing circuit layout
US7448012B1 (en) 2004-04-21 2008-11-04 Qi-De Qian Methods and system for improving integrated circuit layout
US20060030965A1 (en) * 2004-07-20 2006-02-09 Williams Brett H Method and apparatus for automating VLSI modifications made after routing has been performed
US20060090144A1 (en) * 2004-10-27 2006-04-27 Lsi Logic Corporation Method of automating place and route corrections for an integrated circuit design from physical design validation
CN100461169C (en) * 2005-06-28 2009-02-11 华为技术有限公司 Hardware design experience rule inquiry method and system
US7380227B1 (en) * 2005-10-28 2008-05-27 Sun Microsystems, Inc. Automated correction of asymmetric enclosure rule violations in a design layout
US7698676B1 (en) * 2005-11-10 2010-04-13 Qi-De Qian Method and system for improving manufacturability of integrated devices
JP2007164536A (en) 2005-12-14 2007-06-28 Toshiba Corp Design support system for semiconductor integrated circuit, design method for semiconductor integrated circuit, design support program for semiconductor integrated circuit, and manufacturing method of semiconductor integrated circuit
US7519929B2 (en) * 2006-06-23 2009-04-14 Sun Microsystems, Inc. Method and computer program product for interlayer connection of arbitrarily complex shapes under asymmetric via enclosure rules
US8987916B2 (en) 2011-11-28 2015-03-24 Freescale Semiconductor, Inc. Methods and apparatus to improve reliability of isolated vias
US8656336B2 (en) * 2012-02-27 2014-02-18 Globalfoundries Inc. Pattern based method for identifying design for manufacturing improvement in a semiconductor device
CN103426866B (en) * 2012-05-17 2016-08-31 中芯国际集成电路制造(上海)有限公司 The design rule test circuit at fence interval
US8703507B1 (en) 2012-09-28 2014-04-22 Freescale Semiconductor, Inc. Method and apparatus to improve reliability of vias
CN103164568B (en) * 2012-12-04 2018-03-20 天津蓝海微科技有限公司 The test vector of metal level is directed to the reusable generation method of different process in layout verification rule
US8984449B1 (en) * 2013-09-16 2015-03-17 Oracle International Corporation Dynamically generating jog patches for jog violations
US9747404B2 (en) 2015-07-23 2017-08-29 United Microelectronics Corp. Method for optimizing an integrated circuit layout design
US9885951B2 (en) 2015-12-11 2018-02-06 International Business Machines Corporation Structure design generation for fixing metal tip-to-tip across cell boundary
CN115577672B (en) * 2022-11-17 2023-03-14 深圳鸿芯微纳技术有限公司 Through hole unit determination method and device, electronic equipment and storage medium

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05181934A (en) * 1991-12-10 1993-07-23 Fujitsu Ltd Method for verifying layout data on semiconductor device
JPH06125007A (en) * 1992-10-12 1994-05-06 Fujitsu Ltd Verifying method for layout data of semiconductor device
JPH0721239A (en) * 1993-06-22 1995-01-24 Nec Corp Design rule check execution device
US5581475A (en) * 1993-08-13 1996-12-03 Harris Corporation Method for interactively tailoring topography of integrated circuit layout in accordance with electromigration model-based minimum width metal and contact/via rules
JP3079936B2 (en) * 1995-02-24 2000-08-21 松下電器産業株式会社 Layout verification method and apparatus
US5629861A (en) * 1995-05-19 1997-05-13 International Business Machines Corporation Nested maximum space computation and efficient generation of nested shape complementation
US5812415A (en) * 1996-04-05 1998-09-22 Cadence Design Systems, Inc. Method and apparatus for enhancing performance of design verification systems
US6275971B1 (en) * 1997-09-30 2001-08-14 Philips Electronics North America Corporation Methods and apparatus for design rule checking

Also Published As

Publication number Publication date
ATE316267T1 (en) 2006-02-15
EP1305744A4 (en) 2004-04-14
US6536023B1 (en) 2003-03-18
EP1305744A1 (en) 2003-05-02
WO2002003261A1 (en) 2002-01-10
DE60116769D1 (en) 2006-04-06
EP1305744B1 (en) 2006-01-18
JP2004502259A (en) 2004-01-22
DE60116769T2 (en) 2006-11-02

Similar Documents

Publication Publication Date Title
AU2001271353A1 (en) Method and system for hierarchical metal-end, enclosure and exposure checking
Müller Structure removal in complex prefields
Landau Severing the distribution of PRO from case
CN101427254B (en) Computation of electrical properties of an ic layout
US8086981B2 (en) Method and system for design rule checking enhanced with pattern matching
CA2376277A1 (en) A method of developing an interactive system
US7823099B2 (en) Lithography suspect spot location and scoring system
WO2001042964A3 (en) Method and apparatus for structure prediction based on model curvature
TW200609782A (en) Physical design system and method
US8914760B2 (en) Electrical hotspot detection, analysis and correction
WO2006068788A3 (en) Layout modification using multilayer-based constraints
CN108133103B (en) Electronic design DFM detection system, method and medium
CN103038762B (en) Natural language processing device and method
EP3236373A1 (en) Method to optimize standard cells manufacturability
Hornstein et al. Perception and Causative Structures in English and European Portuguese: φ‐Feature Agreement and the Distribution of Bare and Prepositional Infinitives
US9378325B2 (en) Method and apparatus for performing integrated circuit layout verification
Narita et al. A lexicon-based investigation of research issues in Japanese factuality analysis
US8584060B1 (en) Block mask decomposition for mitigating corner rounding
US7904862B2 (en) Method and mechanism for performing clearance-based zoning
CN115587569B (en) Method, system and storage medium for checking design rule of chip layout
Albanyan et al. Not All Counterhate Tweets Elicit the Same Replies: A Fine-Grained Analysis
WO2006032375A3 (en) Method for the layout and checking of value documents
US20230023317A1 (en) Systems and Methods for Providing A Dynamic High Voltage Circuit Design Workflow
US20050240884A1 (en) Via spacing violation correction method, system and program product
Mirrezaei et al. A distantly supervised method for extracting spatio-temporal information from text