ZA9010006B - Memory management in a multi-processor system - Google Patents
Memory management in a multi-processor systemInfo
- Publication number
- ZA9010006B ZA9010006B ZA9010006A ZA9010006A ZA9010006B ZA 9010006 B ZA9010006 B ZA 9010006B ZA 9010006 A ZA9010006 A ZA 9010006A ZA 9010006 A ZA9010006 A ZA 9010006A ZA 9010006 B ZA9010006 B ZA 9010006B
- Authority
- ZA
- South Africa
- Prior art keywords
- memory management
- processor system
- processor
- management
- memory
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B7/00—Recording or reproducing by optical means, e.g. recording using a thermal beam of optical radiation by modifying optical properties or the physical structure, reproducing using an optical beam at lower power by sensing optical properties; Record carriers therefor
- G11B7/12—Heads, e.g. forming of the optical beam spot or modulation of the optical beam
- G11B7/13—Optical detectors therefor
- G11B7/131—Arrangement of detectors in a multiple array
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB909001156A GB9001156D0 (en) | 1990-01-18 | 1990-01-18 | Memory management in a multiprocessor system |
Publications (1)
Publication Number | Publication Date |
---|---|
ZA9010006B true ZA9010006B (en) | 1991-11-27 |
Family
ID=10669513
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ZA9010006A ZA9010006B (en) | 1990-01-18 | 1990-12-12 | Memory management in a multi-processor system |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP0437928B1 (xx) |
JP (1) | JPH04211848A (xx) |
AU (1) | AU631713B2 (xx) |
DE (1) | DE69033052T2 (xx) |
GB (1) | GB9001156D0 (xx) |
ZA (1) | ZA9010006B (xx) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7103728B2 (en) * | 2002-07-23 | 2006-09-05 | Hewlett-Packard Development Company, L.P. | System and method for memory migration in distributed-memory multi-processor systems |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4504902A (en) * | 1982-03-25 | 1985-03-12 | At&T Bell Laboratories | Cache arrangement for direct memory access block transfer |
JPH0622015B2 (ja) * | 1987-11-30 | 1994-03-23 | インターナシヨナル・ビジネス・マシーンズ・コーポレーシヨン | データ処理システムの制御方法 |
-
1990
- 1990-01-18 GB GB909001156A patent/GB9001156D0/en active Pending
- 1990-11-21 DE DE1990633052 patent/DE69033052T2/de not_active Expired - Fee Related
- 1990-11-21 EP EP19900312691 patent/EP0437928B1/en not_active Expired - Lifetime
- 1990-12-12 ZA ZA9010006A patent/ZA9010006B/xx unknown
-
1991
- 1991-01-16 JP JP3003298A patent/JPH04211848A/ja not_active Withdrawn
- 1991-01-17 AU AU69403/91A patent/AU631713B2/en not_active Ceased
Also Published As
Publication number | Publication date |
---|---|
EP0437928A3 (en) | 1992-07-29 |
DE69033052D1 (de) | 1999-05-20 |
EP0437928A2 (en) | 1991-07-24 |
AU6940391A (en) | 1991-07-25 |
EP0437928B1 (en) | 1999-04-14 |
AU631713B2 (en) | 1992-12-03 |
DE69033052T2 (de) | 1999-11-18 |
GB9001156D0 (en) | 1990-03-21 |
JPH04211848A (ja) | 1992-08-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2217489B (en) | Shared memory area management system for use in a network system | |
GB2260004B (en) | Memory management unit for a computer system | |
EP0456275A3 (en) | A static memory allocation system | |
GB9015104D0 (en) | Access control in a distributed computer system | |
GB2284494B (en) | Distributed shared memory management system | |
EP0438211A3 (en) | Cache memory system | |
EP0456491A3 (en) | A distributed database management system | |
GB9206769D0 (en) | Free memory cell management system | |
EP0456386A3 (en) | Access control in a distributed computer system | |
EP0491397A3 (en) | Data integrity guarantee system | |
EP0439920A3 (en) | System and method for memory management in a microcomputer | |
EP0460853A3 (en) | Memory system | |
DE69325137D1 (de) | Arbeitsspeicherverwaltung in Bildsystemen | |
EP0461724A3 (en) | Multiprocessor system | |
EP0444711A3 (en) | Bus control system in a multi-processor system | |
EP0340668A3 (en) | Multi-processor system having a multi-port cache memory | |
ZA919081B (en) | Rotating memory system | |
EP0478131A3 (en) | Memory management in a data processing network | |
GB2260630B (en) | An improved memory management system for a microprocessor | |
EP0462751A3 (en) | A database management system | |
GB2240415B (en) | Memory systems | |
KR970008600B1 (en) | Memory access system | |
GB8921803D0 (en) | A multiprocessor system | |
GB9102718D0 (en) | A surveillance system for use in shallow water | |
EP0437928A3 (en) | Memory management in a multi-processor system |