WO2024031656A1 - Multiplexage d'uci dans un pusch avec deux mots de code - Google Patents

Multiplexage d'uci dans un pusch avec deux mots de code Download PDF

Info

Publication number
WO2024031656A1
WO2024031656A1 PCT/CN2022/112177 CN2022112177W WO2024031656A1 WO 2024031656 A1 WO2024031656 A1 WO 2024031656A1 CN 2022112177 W CN2022112177 W CN 2022112177W WO 2024031656 A1 WO2024031656 A1 WO 2024031656A1
Authority
WO
WIPO (PCT)
Prior art keywords
uci
multiplexed
pusch transmission
layers
csi part
Prior art date
Application number
PCT/CN2022/112177
Other languages
English (en)
Inventor
Bingchao LIU
Lingling Xiao
Chenxi Zhu
Wei Ling
Yi Zhang
Original Assignee
Lenovo (Beijing) Ltd.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lenovo (Beijing) Ltd. filed Critical Lenovo (Beijing) Ltd.
Priority to PCT/CN2022/112177 priority Critical patent/WO2024031656A1/fr
Publication of WO2024031656A1 publication Critical patent/WO2024031656A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
    • H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
    • H04L1/1607—Details of the supervisory signal
    • H04L1/1664—Details of the supervisory signal the supervisory signal being transmitted together with payload signals; piggybacking
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/12—Arrangements for detecting or preventing errors in the information received by using return channel
    • H04L1/16—Arrangements for detecting or preventing errors in the information received by using return channel in which the return channel carries supervisory signals, e.g. repetition request signals
    • H04L1/18—Automatic repetition systems, e.g. Van Duuren systems
    • H04L1/1829—Arrangements specially adapted for the receiver end
    • H04L1/1861—Physical mapping arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00—Arrangements affording multiple use of the transmission path
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04W—WIRELESS COMMUNICATION NETWORKS
    • H04W72/00—Local resource management
    • H04W72/20—Control channels or signalling for resource management
    • H04W72/23—Control channels or signalling for resource management in the downlink direction of a wireless link, i.e. towards a terminal
    • H04W72/232—Control channels or signalling for resource management in the downlink direction of a wireless link, i.e. towards a terminal the control data signalling from the physical layer, e.g. DCI signalling

Definitions

  • the subject matter disclosed herein generally relates to wireless communications, and more particularly relates to methods and apparatuses for UCI multiplexing in PUSCH with two codewords.
  • New Radio NR
  • VLSI Very Large Scale Integration
  • RAM Random Access Memory
  • ROM Read-Only Memory
  • EPROM or Flash Memory Erasable Programmable Read-Only Memory
  • CD-ROM Compact Disc Read-Only Memory
  • LAN Local Area Network
  • WAN Wide Area Network
  • UE User Equipment
  • eNB Evolved Node B
  • gNB Next Generation Node B
  • Uplink UL
  • Downlink DL
  • CPU Central Processing Unit
  • GPU Graphics Processing Unit
  • FPGA Field Programmable Gate Array
  • OFDM Orthogonal Frequency Division Multiplexing
  • RRC Radio Resource Control
  • TX Receiver
  • RX Physical Uplink Shared Channel
  • PUSCH Physical Uplink Shared Channel
  • uplink control information including HARQ-ACK and/or CSI can be transmitted in the scheduled PUSCH transmission with or without UL-SCH. It means that if uplink data is transmitted in the scheduled PUSCH transmission, UCI is multiplexed with the uplink data, while if no uplink data is transmitted in the scheduled PUSCH transmission (which can be referred to as UCI only PUSCH transmission) , only UCI is multiplexed in the scheduled PUSCH transmission.
  • This invention targets UCI multiplexing in case that a PUSCH transmission with more than 4 layers is scheduled.
  • a UE comprises a transceiver; and a processor coupled to the transceiver, wherein the processor is configured to receive, via the transceiver, a DCI scheduling a PUSCH transmission, the scheduled PUSCH transmission has a first CW associated with a first half of the layers of the scheduled PUSCH transmission and a second CW associated with a second half of the layers of the scheduled PUSCH transmission, and multiplex UCI in selected one or both of the first CW and the second CW.
  • the processor may further be configured to transmit, via the transceiver, the multiplexed UCI.
  • the selected one CW is the first CW, or one of the first CW and the second CW that has a larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value, where, N L is the number of layers associated with the CW, and Q m is the modulation order of the PUSCH transmission associated with the CW.
  • the UCI is multiplexed in each of the first CW and the second CW if the number of coded bits for each UCI type is the same for the first CW and the second CW, and is multiplexed in one of the first CW and the second CW that has a larger N L ⁇ Q m or one of the first CW and the second CW that has a larger beta offset value if the number of coded bits for any UCI type is different for the first CW and the second CW.
  • the UCI includes HARQ-ACK, CSI part-1 and CSI part-2.
  • the HARQ-ACK is multiplexed in one of the first CW and the second CW
  • the CSI part-1 and the CSI part-2 are multiplexed in the other of the first CW and the second CW
  • the one of the first CW and the second CW is the first CW, or one of the first CW and the second CW that has a larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value.
  • the HARQ-ACK and the CSI part-1 are multiplexed in one of the first CW and the second CW
  • the CSI part-2 is multiplexed in the other of the first CW and the second CW
  • the one of the first CW and the second CW is the first CW or one of the first CW and the second CW that has a larger N L ⁇ Q m or one of the first CW and the second CW that has a larger beta offset value.
  • the HARQ-ACK is multiplexed in each of the first CW and the second CW if the number of coded bits of HARQ-ACK is the same for the first CW and the second CW, and is multiplexed in the CW with larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value if the number of coded bits of HARQ-ACK are different for the first CW and the second CW, and the CSI part-1 and the CSI part-2 are multiplexed in the first CW.
  • which part of the UCI is multiplexed in which or both of the first CW and the second CW is indicated in the DCI, a higher layer parameter and/or a MAC CE.
  • the DCI includes one or two beta offset indication fields to indicate a first set of beta offset values and a second set of beta offset values, the first set of beta offset values applies to the UCI multiplexed in the first CW and the second set of beta offset values applies to the UCI multiplexed in the second CW.
  • the processor is further configured to report, via the transceiver, a capability on whether multiplexing UCI in two CWs is supported.
  • the processor is further configured to receive, via the transceiver, an indication to indicate whether the UCI is multiplexed in one or two CWs.
  • a method performed at a UE comprises receiving a DCI scheduling a PUSCH transmission, the scheduled PUSCH transmission has a first CW associated with a first half of the layers of the scheduled PUSCH transmission and a second CW associated with a second half of the layers of the scheduled PUSCH transmission; and multiplexing UCI in selected one or both of the first CW and the second CW.
  • a base unit comprises a transceiver; and a processor coupled to the transceiver, wherein the processor is configured to transmit, via the transceiver, a DCI scheduling a PUSCH transmission, the scheduled PUSCH transmission has a first CW associated with a first half of the layers of the scheduled PUSCH transmission and a second CW associated with a second half of the layers of the scheduled PUSCH transmission, and receive, via the transceiver, UCI that is multiplexed in selected one or both of the first CW and the second CW.
  • the selected one CW is the first CW, or one of the first CW and the second CW that has a larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value, where, N L is the number of layers associated with the CW, and Q m is the modulation order of the PUSCH transmission associated with the CW.
  • the UCI is multiplexed in each of the first CW and the second CW if the number of coded bits for each UCI type is the same for the first CW and the second CW, and is multiplexed in one of the first CW and the second CW that has a larger N L ⁇ Q m or one of the first CW and the second CW that has a larger beta offset value if the number of coded bits for any UCI type is different for the first CW and the second CW.
  • the UCI includes HARQ-ACK, CSI part-1 and CSI part-2.
  • the HARQ-ACK is multiplexed in one of the first CW and the second CW
  • the CSI part-1 and the CSI part-2 are multiplexed in the other of the first CW and the second CW
  • the one of the first CW and the second CW is the first CW, or one of the first CW and the second CW that has a larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value.
  • the HARQ-ACK and the CSI part-1 are multiplexed in one of the first CW and the second CW
  • the CSI part-2 is multiplexed in the other of the first CW and the second CW
  • the one of the first CW and the second CW is the first CW or one of the first CW and the second CW that has a larger N L ⁇ Q m or one of the first CW and the second CW that has a larger beta offset value.
  • the HARQ-ACK is multiplexed in each of the first CW and the second CW if the number of coded bits of HARQ-ACK is the same for the first CW and the second CW, and is multiplexed in the CW with larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value if the number of coded bits of HARQ-ACK are different for the first CW and the second CW, and the CSI part-1 and the CSI part-2 are multiplexed in the first CW.
  • which part of the UCI is multiplexed in which or both of the first CW and the second CW is indicated in the DCI, a higher layer parameter and/or a MAC CE.
  • the DCI includes one or two beta offset indication fields to indicate a first set of beta offset values and a second set of beta offset values, the first set of beta offset values applies to the UCI multiplexed in the first CW and the second set of beta offset values applies to the UCI multiplexed in the second CW.
  • the processor is further configured to receive, via the transceiver, a capability on whether multiplexing UCI in two CWs is supported. In addition, the processor is further configured to transmit, via the transceiver, an indication to indicate whether the UCI is multiplexed in one or two CWs.
  • the UCI is only transmitted on the layers associated with the selected CW.
  • the number of code blocks and the code block size for the TB corresponding to the selected CW, and the number of subcarriers in a OFDM symbol carrying all PT-RS ports are used to determine the number of symbols per layer of the multiplexed UCI.
  • the number of layers and the modulation order associated with the selected CW are used to determine the rate matching output sequence length for the multiplexed UCI.
  • Only HARQ-ACK and/or CSI Part-1 that are transmitted in the same CW as CSI Part-2 are included in determining Part-2 CSI omission.
  • a method performed at a base unit comprises transmitting a DCI scheduling a PUSCH transmission, the scheduled PUSCH transmission has a first CW associated with a first half of the layers of the scheduled PUSCH transmission and a second CW associated with a second half of the layers of the scheduled PUSCH transmission; and receiving UCI that is multiplexed in selected one or both of the first CW and the second CW.
  • Figure 1 is a schematic flow chart diagram illustrating an embodiment of a method
  • Figure 2 is a schematic flow chart diagram illustrating an embodiment of another method.
  • Figure 3 is a schematic block diagram illustrating apparatuses according to one embodiment.
  • embodiments may be embodied as a system, apparatus, method, or program product. Accordingly, embodiments may take the form of an entirely hardware embodiment, an entirely software embodiment (including firmware, resident software, micro-code, etc. ) or an embodiment combining software and hardware aspects that may generally all be referred to herein as a “circuit” , “module” or “system” . Furthermore, embodiments may take the form of a program product embodied in one or more computer readable storage devices storing machine-readable code, computer readable code, and/or program code, referred to hereafter as “code” .
  • code computer readable storage devices storing machine-readable code, computer readable code, and/or program code, referred to hereafter as “code” .
  • the storage devices may be tangible, non-transitory, and/or non-transmission.
  • the storage devices may not embody signals. In a certain embodiment, the storage devices only employ signals for accessing code.
  • modules may be implemented as a hardware circuit comprising custom very-large-scale integration (VLSI) circuits or gate arrays, off-the-shelf semiconductors such as logic chips, transistors, or other discrete components.
  • VLSI very-large-scale integration
  • a module may also be implemented in programmable hardware devices such as field programmable gate arrays, programmable array logic, programmable logic devices or the like.
  • Modules may also be implemented in code and/or software for execution by various types of processors.
  • An identified module of code may, for instance, include one or more physical or logical blocks of executable code which may, for instance, be organized as an object, procedure, or function. Nevertheless, the executables of an identified module need not be physically located together, but, may include disparate instructions stored in different locations which, when joined logically together, include the module and achieve the stated purpose for the module.
  • a module of code may contain a single instruction, or many instructions, and may even be distributed over several different code segments, among different programs, and across several memory devices.
  • operational data may be identified and illustrated herein within modules and may be embodied in any suitable form and organized within any suitable type of data structure. This operational data may be collected as a single data set, or may be distributed over different locations including over different computer readable storage devices.
  • the software portions are stored on one or more computer readable storage devices.
  • the computer readable medium may be a computer readable storage medium.
  • the computer readable storage medium may be a storage device storing code.
  • the storage device may be, for example, but need not necessarily be, an electronic, magnetic, optical, electromagnetic, infrared, holographic, micromechanical, or semiconductor system, apparatus, or device, or any suitable combination of the foregoing.
  • a storage device would include the following: an electrical connection having one or more wires, a portable computer diskette, a hard disk, random access memory (RAM) , read-only memory (ROM) , erasable programmable read-only memory (EPROM or Flash Memory) , portable compact disc read-only memory (CD-ROM) , an optical storage device, a magnetic storage device, or any suitable combination of the foregoing.
  • a computer-readable storage medium may be any tangible medium that can contain or store a program for use by or in connection with an instruction execution system, apparatus, or device.
  • Code for carrying out operations for embodiments may include any number of lines and may be written in any combination of one or more programming languages including an object-oriented programming language such as Python, Ruby, Java, Smalltalk, C++, or the like, and conventional procedural programming languages, such as the "C" programming language, or the like, and/or machine languages such as assembly languages.
  • the code may be executed entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server.
  • the remote computer may be connected to the user's computer through any type of network, including a local area network (LAN) or a wide area network (WAN) , or the connection may be made to an external computer (for example, through the Internet using an Internet Service Provider) .
  • LAN local area network
  • WAN wide area network
  • Internet Service Provider an Internet Service Provider
  • the code may also be stored in a storage device that can direct a computer, other programmable data processing apparatus, or other devices, to function in a particular manner, such that the instructions stored in the storage device produce an article of manufacture including instructions which implement the function specified in the schematic flowchart diagrams and/or schematic block diagrams block or blocks.
  • the code may also be loaded onto a computer, other programmable data processing apparatus, or other devices, to cause a series of operational steps to be performed on the computer, other programmable apparatus or other devices to produce a computer implemented process such that the code executed on the computer or other programmable apparatus provides processes for implementing the functions specified in the flowchart and/or block diagram block or blocks.
  • each block in the schematic flowchart diagrams and/or schematic block diagrams may represent a module, segment, or portion of code, which includes one or more executable instructions of the code for implementing the specified logical function (s) .
  • transmission layer (s) are abbreviated as “layer (s) ” .
  • Each of the first CW and the second CW is associated with predetermined layers with independent modulation and coding scheme on the transmitted information bits.
  • the first CW is associated with a first half of the layers of the scheduled PUSCH transmission; and the second CW is associated with a second half of the layers of the scheduled PUSCH transmission.
  • the PUSCH transmission has 5 layers (e.g. layers #0 to #4)
  • the first CW is associated with layers #0 and #1
  • the second CW is associated with layers #2 to #4.
  • the PUSCH transmission has 6 layers (e.g. layers #0 to #5)
  • the first CW is associated with layers #0 to #2
  • the second CW is associated with layers #3 to #5.
  • each layer is associated with a predetermined CW (i.e. the first CW or the second CW) .
  • the layers associated with each of the first CW and the second CW are fixed.
  • Each CW has at least the following parameters:
  • C UL-SCH the number of code blocks for UL-SCH corresponding to the actual transmitted number of code blocks corresponding to the CW.
  • K r the r th code block size, i.e. the number of coded bits of the r th code block, for the TB corresponding to the CW.
  • N L the number of layers of the CW.
  • a parameter beta offset ( ⁇ offset ) is used to determine the number of UCI symbols which can be transmitted in a PUSCH transmission.
  • ⁇ offset a parameter beta offset
  • a fourth embodiment is related to CW-specific beta offset, i.e. each CW may be indicated or be configured with a beta offset.
  • UCI has two types: HARQ-ACK, which includes the HARQ information corresponding to one or more received PDSCH transmissions, and CSI, which includes the CSI-RS resource indicator (CRI) , rank indicator (RI) and/or precoding matrix indicator (PMI) for the DL channel.
  • CSI can be divided into CSI part-1 and CSI part-2. So, part of UCI can be HARQ-ACK, CSI part-1 or CSI Part-2.
  • CSI part-1 has a fixed number of UCI bits.
  • CSI part-1 identifies the number of information bits in CSI Part-2. Due to the restriction of the maximum number of symbols for CSI Part-2, a part of CSI Part-2 bits may not be able to be transmitted and should be omitted. It is referred to as Part-2 CSI omission.
  • UCI is only multiplexed in one of the scheduled CWs (referred to as “selected CW” ) , i.e., the UCI is transmitted in the layers associated with the selected CW with the modulation scheme indicated for the selected CW.
  • the selected CW is one of the first CW and the second CW.
  • the CW i.e. one of the first CW and the second CW
  • N L ⁇ Q m which corresponds to larger number of coded UCI bits
  • the UCI is only transmitted on the layers associated with the selected CW.
  • the number of code blocks is C UL-SCH of the selected CW; K r is the r th code block size for the TB corresponding to the selected CW.
  • the number of subcarriers in an OFDM symbol carrying PT-RS is determined by the all the PT-RS ports in this OFDM symbol for the calculation.
  • C UCI is the number of code blocks for all UCI bits (i.e. UCI bits for both HARQ-ACK and CSI) ;
  • N L is the number of layers associated with the selected CW; and
  • Q m is the modulation order of the PUSCH transmission associated with the selected CW.
  • the parameters (C UL-SCH , K r ) are determined according to the selected CW.
  • the UE When UCI only PUSCH is scheduled, only one CW is expected to be scheduled. If two MCS fields are contained in the scheduling DCI, the UE shall determine the number of coded modulation symbols per layer for HARQ-ACK and CSI according to the code rate and modulation order indicated by the MCS corresponding to the first CW.
  • UCI is multiplexed in both scheduled CWs.
  • UCI can be multiplexed in both CWs to increase the UCI capacity or to increase the UCI transmission reliability.
  • UCI is repeated and multiplexed in both scheduled CWs.
  • the first sub-embodiment of the second embodiment assumes that the number of coded bits for each UCI type is the same for both CWs (e.g. the value of N L ⁇ Q m for both CWs are the same for a same beta offset ( ⁇ offset ) ) . Otherwise (if the number of coded bits for each UCI type is different for the first CW and the second CW) , the UCI is only multiplexed in one of the first CW and the second CW that has a larger N L ⁇ Q m .
  • UCI is transmitted twice for higher robustness (or higher reliability) .
  • the UCI is multiplexed in the first CW and transmitted on the layers associated with the first CW according to the parameter (C UL-SCH , K r , N L , Q m ) corresponding to the first CW.
  • the UCI is also multiplexed in the second CW and transmitted on the layers associated with the second CW according to the parameter (C UL-SCH , K r , N L , Q m ) corresponding to the second CW.
  • the number of subcarriers in a OFDM symbol carrying PT-RS is determined by the all the PT-RS ports associated with both CWs.
  • HARQ-ACK bits are multiplexed (abbreviated as ‘HARQ-ACK is multiplexed’ hereinafter) in one CW, while CSI part-1 and CSI part-2 are multiplexed in the other CW.
  • the one CW may be the first CW, which means that the other CW is the second CW.
  • the one CW may be the CW with larger N L ⁇ Q m , which means that the other CW is the other CW than the CW with larger N L ⁇ Q m .
  • each type of UCI e.g. HARQ-ACK and CSI
  • N L ⁇ Q m which corresponds to larger number of coded UCI bits
  • the HARQ-ACK is only transmitted on the layers associated with the one CW according to the parameter (C UL-SCH , K r , N L , Q m ) corresponding to the one CW.
  • the CSI including CSI Part-1 and CSI Part-2 is transmitted on the layers associated with the other CW according to the parameter (C UL-SCH , K r , N L , Q m ) corresponding to the other CW.
  • Part-2 CSI When determining the Part-2 CSI omission, HARQ-ACK is not included since HARQ-ACK is multiplexed in a different CW from the CW in which CSI Part-2 is multiplexed. In particular, Part-2 CSI is only omitted when is larger than where
  • O CSI-2 is the number of bits for CSI part-2
  • L CSI-2 11; otherwise L CSI-2 is the number of CRC bits for CSI part-2 determined according to Clause 6.3.1.2.1 of 3GPP TS 38.213 V17.2.0;
  • C UL-SCH is the number of code blocks for UL-SCH of the TB corresponding to the CW for CSI Part-2 multiplexing of the PUSCH transmission;
  • K r 0; otherwise, K r is the r th code block size for UL-SCH of the PUSCH transmission;
  • Q' CSI-1 is the number of coded modulation symbols per layer for CSI part-1 transmitted on the PUSCH;
  • ⁇ is configured by higher layer parameter scaling.
  • the number of subcarriers in a OFDM symbol carrying PT-RS is determined by the all the PT-RS ports associated with both CWs.
  • HARQ-ACK and CSI part-1 are multiplexed in one CW, while CSI part-2 is multiplexed in the other CW.
  • the one CW may be the first CW, which means that the other CW is the second CW.
  • the one CW may be the CW with larger N L ⁇ Q m , which means that the other CW is the other CW than the CW with larger N L ⁇ Q m .
  • the HARQ-ACK and CSI Part-1 are transmitted on the layers associated with the one CW according to the parameter (C UL-SCH , K r , N L , Q m ) corresponding to the one CW.
  • the CSI Part-2 is transmitted on the layers associated with the other CW according to the parameter (C UL-SCH , K r , N L , Q m ) corresponding to the other CW.
  • both HARQ-ACK and CSI Part-1 are not included since HARQ-ACK and CSI Part-1 are multiplexed in a different CW from the CW in which CSI Part-2 is multiplexed.
  • Part-2 CSI is only omitted on when is larger than where
  • O CSI-2 is the number of bits for CSI part-2
  • L CSI-2 11; otherwise L CSI-2 is the number of CRC bits for CSI part-2 determined according to Clause 6.3.1.2.1 of 3GPP TS 38.213;
  • C UL-SCH is the number of code blocks for UL-SCH of the TB corresponding to the CW for CSI Part-2 multiplexing of the PUSCH transmission;
  • K r 0; otherwise, K r is the r th code block size for UL-SCH of the PUSCH transmission;
  • ⁇ is configured by higher layer parameter scaling.
  • the number of subcarriers in a OFDM symbol carrying PT-RS is determined by the all the PT-RS ports associated with both CWs.
  • HARQ-ACK is multiplexed in one or two CWs, while CSI including CSI Part-1 and CSI Part-2 is multiplexed in the first CW.
  • CSI including CSI Part-1 and CSI Part-2 is multiplexed in the first CW.
  • HARQ-ACK is multiplexed in two CWs; otherwise (if the number of coded bits of HARQ-ACK are different for both CWs) , HARQ-ACK is multiplexed in the CW with larger N L ⁇ Q m .
  • the reliability of HARQ-ACK transmission can be increased.
  • HARQ-ACK is not included if it is not multiplexed in the same CW as the CW in which CSI (including CSI Part-2) is multiplexed.
  • each part of UCI i.e. HARQ-ACK, CSI part-1, and CSI part-2
  • RRC higher layer parameter UCI-OnPUSCH or be indicated by MAC CE containing three different fields to indicate that each part of UCI (i.e. HARQ-ACK, CSI part-1, and CSI part-2) is multiplexed in the first CW or the second CW or both CWs.
  • At least one part of UCI (e.g. HARQ-ACK) being multiplexed in which CW can be dynamically indicated by the DCI scheduling a PUSCH transmission with 2 CWs.
  • the other part (s) of UCI being multiplexed in which CW that are not indicated by the DCI can be assumed to be always multiplexed in the first CW.
  • the DCI may indicate the CW in which HARQ-ACK is multiplexed, while the CSI (including CSI Part-1 and CSI Part-2) is always multiplexed in the first CW.
  • the number of code blocks is C UL- SCH of the selected CW; K r is the r th code block size for the TB corresponding to the selected CW.
  • the number of subcarriers in an OFDM symbol carrying PT-RS is determined by the all the PT-RS ports in this OFDM symbol for the calculation.
  • the number of code blocks and the code block size for the TB corresponding to the selected CW, and the number of subcarriers in a OFDM symbol carrying all PT-RS ports are used to determine the number of symbols per layer of the multiplexed UCI.
  • a third embodiment relates to a capability of whether supporting UCI being multiplexed in two CWs.
  • the third embodiment proposes that whether UCI multiplexed in both CWs (e.g. according to the second embodiment) is supported can be reported as a UE capability.
  • the UE can only multiplex UCI in one CW (e.g. according to the first embodiment) .
  • the UE may multiplex UCI in two CWs (e.g. according to the second embodiment) .
  • the gNB may indicate to the UE that the UCI (e.g. each part of the UCI) can be multiplexed in one CW (e.g. in which CW) or in both CWs (e.g. which part of the UCI in which CW) , according to the reported UE capability of whether UCI multiplexed in both CWs.
  • the indication may be a RRC signaling or be contained in the DCI.
  • a fourth embodiment relates to CW-specific beta offset ( ⁇ offset ) indication.
  • the parameter beta offset ( ⁇ offset ) is used to determine the number of UCI symbols which can be transmitted in a PUSCH transmission.
  • ⁇ offset values including and is determined for the scheduled PUSCH transmission with a single CW (i.e. one CW) to determine the number of symbols for HARQ-ACK transmission, CSI Part-1 transmission and CSI Part-2 transmission.
  • Multiple sets of ⁇ offset values are configured by higher layer parameter UCI-OnPUSCH when dynamic beta offset indication is configured, and one set of ⁇ offset values is indicated by the beta_offset indicator field in the scheduling DCI with format 0_1 or 0_2.
  • semi-static beta offset indication a single set of ⁇ offset values is configured by RRC signaling.
  • up to four sets of ⁇ offset values for dynamic beta offset indication and one set of ⁇ offset values for semi-static beta offset indication can be configured by the higher layer parameter UCI-OnPUSCH as follows:
  • the beta_offset indicator field with 2 bits indicates one of the up to four sets of ⁇ offset values for dynamic beta offset indication.
  • the RRC signaling configures one set of ⁇ offset values for semi-static beta offset indication.
  • the fourth embodiment proposes two options for CW-specific beta offset ( ⁇ offset ) indication.
  • an additional beta_offset indicator field in addition to existing beta_offset indicator field, is introduced in DCI format 0_1 or 0_2. It applies to one or two CWs scheduled in the DCI.
  • first beta_offset indicator field the existing beta_offset indicator field
  • second beta_offset indicator field the additional beta_offset indicator field proposed in the fourth embodiment
  • the first beta_offset indicator field indicates a set of ⁇ offset values for the first CW.
  • the second beta_offset indicator field indicates another set of ⁇ offset values for the second CW.
  • the legacy betaOffsets configuration is reused. It means that multiple sets of ⁇ offset values are configured by higher layer parameter UCI-OnPUSCH when dynamic beta offset indication is configured.
  • Each of the first beta_offset indicator field and the second beta_offset indicator field indicates one of the configured multiple sets of ⁇ offset values.
  • the one set of ⁇ offset values configured by RRC signaling apply to both the first CW and the second CW.
  • the existing beta_offset indicator field contained in DCI format 0_1 or 0_2 is used to indicate two sets of ⁇ offset values for the first CW and the second CW.
  • ⁇ offset values for dynamic beta offset indication and two sets of ⁇ offset values for semi-static beta offset indication can be configured by the higher layer parameter UCI-OnPUSCH as follows:
  • the beta offset indicator field with 2 bits indicates two sets of ⁇ offset values for the first CW and the second CW.
  • the beta offset indicator field value ‘00’ indicates the first and the second sets of the configured sets of ⁇ offset values (i.e. the first set of ⁇ offset values applies to the first CW and the second set of ⁇ offset values applies to the second CW)
  • the beta offset indicator field value ‘01’ indicates the third and the fourth sets of the configured sets of ⁇ offset values (i.e. the third set of ⁇ offset values applies to the first CW and the fourth set of ⁇ offset values applies to the second CW)
  • the beta offset indicator field value ‘10’ indicates the fifth and the sixth sets of the configured sets of ⁇ offset values (i.e.
  • the fifth set of ⁇ offset values applies to the first CW and the sixth set of ⁇ offset values applies to the second CW) ; and the beta offset indicator field value ‘11’ indicates the seventh and the eighth sets of the configured sets of ⁇ offset values (i.e. the seventh set of ⁇ offset values applies to the first CW and the eighth set of ⁇ offset values applies to the second CW) .
  • a first set of the two sets of ⁇ offset values (e.g. the first, the third, the fifth, and the seventh set of configured sets of ⁇ offset values) indicated by the beta offset indicator field (values ‘00’ , ‘01’ , ‘10’ and ‘11’ , respectively) applies to the scheduled one CW.
  • two sets of ⁇ offset values are configured as higher layer parameter semiStatic.
  • the first set of the configured two sets of ⁇ offset values applies to the scheduled one CW.
  • the selected CW can be, in addition to the first CW or one of the first CW and the second CW that has a larger N L ⁇ Q m , one of the first CW and the second CW that has a larger beta offset value, for the first embodiment, the first sub-embodiment of the second embodiment, the second sub-embodiment of the second embodiment, the third sub-embodiment of the second embodiment and the fourth sub-embodiment of the second embodiment.
  • a larger beta offset corresponds to more coded bits, which increases UCI capacity or transmission reliability.
  • Figure 1 is a schematic flow chart diagram illustrating an embodiment of a method 100 according to the present application.
  • the method 100 is performed by an apparatus, such as a remote unit (e.g. UE) .
  • the method 100 may be performed by a processor executing program code, for example, a microcontroller, a microprocessor, a CPU, a GPU, an auxiliary processing unit, a FPGA, or the like.
  • the method 100 is a method performed at a UE, comprising: 102 receiving a DCI scheduling a PUSCH transmission, the scheduled PUSCH transmission has a first CW associated with a first half of the layers of the scheduled PUSCH transmission and a second CW associated with a second half of the layers of the scheduled PUSCH transmission; and 104 multiplexing UCI in selected one or both of the first CW and the second CW.
  • the method may further comprise transmitting the multiplexed UCI.
  • the selected one CW is the first CW, or one of the first CW and the second CW that has a larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value, where, N L is the number of layers associated with the CW, and Q m is the modulation order of the PUSCH transmission associated with the CW.
  • the UCI is multiplexed in each of the first CW and the second CW if the number of coded bits for each UCI type is the same for the first CW and the second CW, and is multiplexed in one of the first CW and the second CW that has a larger N L ⁇ Q m or one of the first CW and the second CW that has a larger beta offset value if the number of coded bits for any UCI type is different for the first CW and the second CW.
  • the UCI includes HARQ-ACK, CSI part-1 and CSI part-2.
  • the HARQ-ACK is multiplexed in one of the first CW and the second CW
  • the CSI part-1 and the CSI part-2 are multiplexed in the other of the first CW and the second CW
  • the one of the first CW and the second CW is the first CW, or one of the first CW and the second CW that has a larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value.
  • the HARQ-ACK and the CSI part-1 are multiplexed in one of the first CW and the second CW
  • the CSI part-2 is multiplexed in the other of the first CW and the second CW
  • the one of the first CW and the second CW is the first CW or one of the first CW and the second CW that has a larger N L ⁇ Q m or one of the first CW and the second CW that has a larger beta offset value.
  • the HARQ-ACK is multiplexed in each of the first CW and the second CW if the number of coded bits of HARQ-ACK is the same for the first CW and the second CW, and is multiplexed in the CW with larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value if the number of coded bits of HARQ-ACK are different for the first CW and the second CW, and the CSI part-1 and the CSI part-2 are multiplexed in the first CW.
  • which part of the UCI is multiplexed in which or both of the first CW and the second CW is indicated in the DCI, a higher layer parameter and/or a MAC CE.
  • the DCI includes one or two beta offset indication fields to indicate a first set of beta offset values and a second set of beta offset values, the first set of beta offset values applies to the UCI multiplexed in the first CW and the second set of beta offset values applies to the UCI multiplexed in the second CW.
  • the method further comprises reporting a capability on whether multiplexing UCI in two CWs is supported.
  • the method may further comprise receiving an indication to indicate whether the UCI is multiplexed in one or two CWs.
  • the UCI is only transmitted on the layers associated with the selected CW.
  • the number of code blocks and the code block size for the TB corresponding to the selected CW, and the number of subcarriers in a OFDM symbol carrying all PT-RS ports are used to determine the number of symbols per layer of the multiplexed UCI.
  • the number of layers and the modulation order associated with the selected CW are used to determine the rate matching output sequence length for the multiplexed UCI.
  • Only HARQ-ACK and/or CSI Part-1 that are transmitted in the same CW as CSI Part-2 are included in determining Part-2 CSI omission.
  • Figure 2 is a schematic flow chart diagram illustrating an embodiment of a method 200 according to the present application.
  • the method 200 is performed by an apparatus, such as a base unit.
  • the method 200 may be performed by a processor executing program code, for example, a microcontroller, a microprocessor, a CPU, a GPU, an auxiliary processing unit, a FPGA, or the like.
  • the method 200 may comprise 202 transmitting a DCI scheduling a PUSCH transmission, the scheduled PUSCH transmission has a first CW associated with a first half of the layers of the scheduled PUSCH transmission and a second CW associated with a second half of the layers of the scheduled PUSCH transmission; and 204 receiving UCI that is multiplexed in selected one or both of the first CW and the second CW.
  • the selected one CW is the first CW, or one of the first CW and the second CW that has a larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value, where, N L is the number of layers associated with the CW, and Q m is the modulation order of the PUSCH transmission associated with the CW.
  • the UCI is multiplexed in each of the first CW and the second CW if the number of coded bits for each UCI type is the same for the first CW and the second CW, and is multiplexed in one of the first CW and the second CW that has a larger N L ⁇ Q m or one of the first CW and the second CW that has a larger beta offset value if the number of coded bits for any UCI type is different for the first CW and the second CW.
  • the UCI includes HARQ-ACK, CSI part-1 and CSI part-2.
  • the HARQ-ACK is multiplexed in one of the first CW and the second CW
  • the CSI part-1 and the CSI part-2 are multiplexed in the other of the first CW and the second CW
  • the one of the first CW and the second CW is the first CW, or one of the first CW and the second CW that has a larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value.
  • the HARQ-ACK and the CSI part-1 are multiplexed in one of the first CW and the second CW
  • the CSI part-2 is multiplexed in the other of the first CW and the second CW
  • the one of the first CW and the second CW is the first CW or one of the first CW and the second CW that has a larger N L ⁇ Q m or one of the first CW and the second CW that has a larger beta offset value.
  • the HARQ-ACK is multiplexed in each of the first CW and the second CW if the number of coded bits of HARQ-ACK is the same for the first CW and the second CW, and is multiplexed in the CW with larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value if the number of coded bits of HARQ-ACK are different for the first CW and the second CW, and the CSI part-1 and the CSI part-2 are multiplexed in the first CW.
  • which part of the UCI is multiplexed in which or both of the first CW and the second CW is indicated in the DCI, a higher layer parameter and/or a MAC CE.
  • the DCI includes one or two beta offset indication fields to indicate a first set of beta offset values and a second set of beta offset values, the first set of beta offset values applies to the UCI multiplexed in the first CW and the second set of beta offset values applies to the UCI multiplexed in the second CW.
  • the method further comprises receiving a capability on whether multiplexing UCI in two CWs is supported.
  • the method may further comprise transmitting an indication to indicate whether the UCI is multiplexed in one or two CWs.
  • the UCI is only transmitted on the layers associated with the selected CW.
  • the number of code blocks and the code block size for the TB corresponding to the selected CW, and the number of subcarriers in a OFDM symbol carrying all PT-RS ports are used to determine the number of symbols per layer of the multiplexed UCI.
  • the number of layers and the modulation order associated with the selected CW are used to determine the rate matching output sequence length for the multiplexed UCI.
  • Only HARQ-ACK and/or CSI Part-1 that are transmitted in the same CW as CSI Part-2 are included in determining Part-2 CSI omission.
  • Figure 3 is a schematic block diagram illustrating apparatuses according to one embodiment.
  • the UE i.e. the remote unit
  • the UE includes a processor, a memory, and a transceiver.
  • the processor implements a function, a process, and/or a method which are proposed in Figure 1.
  • the UE comprises a transceiver; and a processor coupled to the transceiver, wherein the processor is configured to receive, via the transceiver, a DCI scheduling a PUSCH transmission, the scheduled PUSCH transmission has a first CW associated with a first half of the layers of the scheduled PUSCH transmission and a second CW associated with a second half of the layers of the scheduled PUSCH transmission, and multiplex UCI in selected one or both of the first CW and the second CW.
  • the processor may further be configured to transmit, via the transceiver, the multiplexed UCI.
  • the selected one CW is the first CW, or one of the first CW and the second CW that has a larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value, where, N L is the number of layers associated with the CW, and Q m is the modulation order of the PUSCH transmission associated with the CW.
  • the UCI is multiplexed in each of the first CW and the second CW if the number of coded bits for each UCI type is the same for the first CW and the second CW, and is multiplexed in one of the first CW and the second CW that has a larger N L ⁇ Q m or one of the first CW and the second CW that has a larger beta offset value if the number of coded bits for any UCI type is different for the first CW and the second CW.
  • the UCI includes HARQ-ACK, CSI part-1 and CSI part-2.
  • the HARQ-ACK is multiplexed in one of the first CW and the second CW
  • the CSI part-1 and the CSI part-2 are multiplexed in the other of the first CW and the second CW
  • the one of the first CW and the second CW is the first CW, or one of the first CW and the second CW that has a larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value.
  • the HARQ-ACK and the CSI part-1 are multiplexed in one of the first CW and the second CW
  • the CSI part-2 is multiplexed in the other of the first CW and the second CW
  • the one of the first CW and the second CW is the first CW or one of the first CW and the second CW that has a larger N L ⁇ Q m or one of the first CW and the second CW that has a larger beta offset value.
  • the HARQ-ACK is multiplexed in each of the first CW and the second CW if the number of coded bits of HARQ-ACK is the same for the first CW and the second CW, and is multiplexed in the CW with larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value if the number of coded bits of HARQ-ACK are different for the first CW and the second CW, and the CSI part-1 and the CSI part-2 are multiplexed in the first CW.
  • which part of the UCI is multiplexed in which or both of the first CW and the second CW is indicated in the DCI, a higher layer parameter and/or a MAC CE.
  • the DCI includes one or two beta offset indication fields to indicate a first set of beta offset values and a second set of beta offset values, the first set of beta offset values applies to the UCI multiplexed in the first CW and the second set of beta offset values applies to the UCI multiplexed in the second CW.
  • the processor is further configured to report, via the transceiver, a capability on whether multiplexing UCI in two CWs is supported.
  • the processor is further configured to receive, via the transceiver, an indication to indicate whether the UCI is multiplexed in one or two CWs.
  • the UCI is only transmitted on the layers associated with the selected CW.
  • the number of code blocks and the code block size for the TB corresponding to the selected CW, and the number of subcarriers in a OFDM symbol carrying all PT-RS ports are used to determine the number of symbols per layer of the multiplexed UCI.
  • the number of layers and the modulation order associated with the selected CW are used to determine the rate matching output sequence length for the multiplexed UCI.
  • Only HARQ-ACK and/or CSI Part-1 that are transmitted in the same CW as CSI Part-2 are included in determining Part-2 CSI omission.
  • the gNB (i.e. the base unit) includes a processor, a memory, and a transceiver.
  • the processor implements a function, a process, and/or a method which are proposed in Figure 2.
  • the base unit comprises a transceiver; and a processor coupled to the transceiver, wherein the processor is configured to transmit, via the transceiver, a DCI scheduling a PUSCH transmission, the scheduled PUSCH transmission has a first CW associated with a first half of the layers of the scheduled PUSCH transmission and a second CW associated with a second half of the layers of the scheduled PUSCH transmission, and receive, via the transceiver, UCI that is multiplexed in selected one or both of the first CW and the second CW.
  • the selected one CW is the first CW, or one of the first CW and the second CW that has a larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value, where, N L is the number of layers associated with the CW, and Q m is the modulation order of the PUSCH transmission associated with the CW.
  • the UCI is multiplexed in each of the first CW and the second CW if the number of coded bits for each UCI type is the same for the first CW and the second CW, and is multiplexed in one of the first CW and the second CW that has a larger N L ⁇ Q m or one of the first CW and the second CW that has a larger beta offset value if the number of coded bits for any UCI type is different for the first CW and the second CW.
  • the UCI includes HARQ-ACK, CSI part-1 and CSI part-2.
  • the HARQ-ACK is multiplexed in one of the first CW and the second CW
  • the CSI part-1 and the CSI part-2 are multiplexed in the other of the first CW and the second CW
  • the one of the first CW and the second CW is the first CW, or one of the first CW and the second CW that has a larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value.
  • the HARQ-ACK and the CSI part-1 are multiplexed in one of the first CW and the second CW
  • the CSI part-2 is multiplexed in the other of the first CW and the second CW
  • the one of the first CW and the second CW is the first CW or one of the first CW and the second CW that has a larger N L ⁇ Q m or one of the first CW and the second CW that has a larger beta offset value.
  • the HARQ-ACK is multiplexed in each of the first CW and the second CW if the number of coded bits of HARQ-ACK is the same for the first CW and the second CW, and is multiplexed in the CW with larger N L ⁇ Q m , or one of the first CW and the second CW that has a larger beta offset value if the number of coded bits of HARQ-ACK are different for the first CW and the second CW, and the CSI part-1 and the CSI part-2 are multiplexed in the first CW.
  • which part of the UCI is multiplexed in which or both of the first CW and the second CW is indicated in the DCI, a higher layer parameter and/or a MAC CE.
  • the DCI includes one or two beta offset indication fields to indicate a first set of beta offset values and a second set of beta offset values, the first set of beta offset values applies to the UCI multiplexed in the first CW and the second set of beta offset values applies to the UCI multiplexed in the second CW.
  • the processor is further configured to receive, via the transceiver, a capability on whether multiplexing UCI in two CWs is supported. In addition, the processor is further configured to transmit, via the transceiver, an indication to indicate whether the UCI is multiplexed in one or two CWs.
  • the UCI is only transmitted on the layers associated with the selected CW.
  • the number of code blocks and the code block size for the TB corresponding to the selected CW, and the number of subcarriers in a OFDM symbol carrying all PT-RS ports are used to determine the number of symbols per layer of the multiplexed UCI.
  • the number of layers and the modulation order associated with the selected CW are used to determine the rate matching output sequence length for the multiplexed UCI.
  • Only HARQ-ACK and/or CSI Part-1 that are transmitted in the same CW as CSI Part-2 are included in determining Part-2 CSI omission.
  • Layers of a radio interface protocol may be implemented by the processors.
  • the memories are connected with the processors to store various pieces of information for driving the processors.
  • the transceivers are connected with the processors to transmit and/or receive a radio signal. Needless to say, the transceiver may be implemented as a transmitter to transmit the radio signal and a receiver to receive the radio signal.
  • the memories may be positioned inside or outside the processors and connected with the processors by various well-known means.
  • each component or feature should be considered as an option unless otherwise expressly stated.
  • Each component or feature may be implemented not to be associated with other components or features.
  • the embodiment may be configured by associating some components and/or features. The order of the operations described in the embodiments may be changed. Some components or features of any embodiment may be included in another embodiment or replaced with the component and the feature corresponding to another embodiment. It is apparent that the claims that are not expressly cited in the claims are combined to form an embodiment or be included in a new claim.
  • the embodiments may be implemented by hardware, firmware, software, or combinations thereof.
  • the exemplary embodiment described herein may be implemented by using one or more application-specific integrated circuits (ASICs) , digital signal processors (DSPs) , digital signal processing devices (DSPDs) , programmable logic devices (PLDs) , field programmable gate arrays (FPGAs) , processors, controllers, micro-controllers, microprocessors, and the like.
  • ASICs application-specific integrated circuits
  • DSPs digital signal processors
  • DSPDs digital signal processing devices
  • PLDs programmable logic devices
  • FPGAs field programmable gate arrays

Abstract

La présente invention concerne des procédés et des appareils de multiplexage d'UCI dans un PUSCH avec deux mots de code. Dans un mode de réalisation, un UE comprend un émetteur-récepteur; et un processeur couplé à l'émetteur-récepteur, le processeur étant configuré pour recevoir, par l'intermédiaire de l'émetteur-récepteur, des DCI planifiant une transmission PUSCH, la transmission PUSCH planifiée comprenant un premier mot de code associé à une première moitié des couches de la transmission PUSCH planifiée et un second CW associé à une seconde moitié des couches de la transmission PUSCH planifiée, et multiplexer des UCI dans le premier CW et/ou le second CW sélectionnés. Le processeur peut en outre être configuré pour transmettre, par l'intermédiaire de l'émetteur-récepteur, les UCI multiplexées.
PCT/CN2022/112177 2022-08-12 2022-08-12 Multiplexage d'uci dans un pusch avec deux mots de code WO2024031656A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/CN2022/112177 WO2024031656A1 (fr) 2022-08-12 2022-08-12 Multiplexage d'uci dans un pusch avec deux mots de code

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2022/112177 WO2024031656A1 (fr) 2022-08-12 2022-08-12 Multiplexage d'uci dans un pusch avec deux mots de code

Publications (1)

Publication Number Publication Date
WO2024031656A1 true WO2024031656A1 (fr) 2024-02-15

Family

ID=89850463

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2022/112177 WO2024031656A1 (fr) 2022-08-12 2022-08-12 Multiplexage d'uci dans un pusch avec deux mots de code

Country Status (1)

Country Link
WO (1) WO2024031656A1 (fr)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110310855A1 (en) * 2010-06-18 2011-12-22 Sharp Laboratories Of America, Inc. Uplink control information (uci) multiplexing on the physical uplink shared channel (pusch)
CN102647248A (zh) * 2011-02-15 2012-08-22 Lg电子株式会社 在无线接入系统中发送信道质量控制信息的方法和装置
CN110754058A (zh) * 2017-06-14 2020-02-04 Idac控股公司 用于经由上行链路共享数据信道的上行链路控制信息(uci)传输的方法、装置、系统、架构及接口
CN113169833A (zh) * 2018-11-09 2021-07-23 联想(北京)有限公司 用于基于非码本的pusch传输的srs配置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110310855A1 (en) * 2010-06-18 2011-12-22 Sharp Laboratories Of America, Inc. Uplink control information (uci) multiplexing on the physical uplink shared channel (pusch)
CN102647248A (zh) * 2011-02-15 2012-08-22 Lg电子株式会社 在无线接入系统中发送信道质量控制信息的方法和装置
CN110754058A (zh) * 2017-06-14 2020-02-04 Idac控股公司 用于经由上行链路共享数据信道的上行链路控制信息(uci)传输的方法、装置、系统、架构及接口
CN113169833A (zh) * 2018-11-09 2021-07-23 联想(北京)有限公司 用于基于非码本的pusch传输的srs配置

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
QUALCOMM INCORPORATED: "CW to Layer Mapping", 3GPP DRAFT; R1-1702596, 3RD GENERATION PARTNERSHIP PROJECT (3GPP), vol. RAN WG1, 7 February 2017 (2017-02-07), XP051221454 *

Similar Documents

Publication Publication Date Title
JP7072033B2 (ja) 多数のキャリアを用いて動作するためのアップリンクフィードバック方法
US11483804B2 (en) Method, user equipment and base station for transmitting uplink control information
US9722755B2 (en) Method and apparatus for transmitting channel quality control information in wireless access system
US9763243B2 (en) Method and apparatus for transmitting control information in wireless communication system
RU2573230C2 (ru) Устройство и способ передачи состояния приема данных с использованием обратной связи
US10568075B2 (en) Uplink control information sending method and receiving method, and related apparatus
WO2017121417A1 (fr) Procédé, dispositif et système permettant de déterminer un paramètre de modulation par codage
CN107079324B (zh) 基站装置、终端装置及通信方法
TWI730468B (zh) 混合自動重傳的回饋方法、接收方法、終端、網路設備及電腦可讀存儲介質
KR20170097079A (ko) 많은 수의 셀들을 갖는 반송파 집성에서 상향링크 정보의 전송
WO2017024559A1 (fr) Procédé de transmission de données, équipement de terminal, station de base, et système de communication
EP2524462B1 (fr) Procédé et appareil pour déterminer une information d'indice
KR20090085004A (ko) 무선 통신 시스템에서 ｃｑｉ 전송 방법
GB2497468A (en) Method and device for transmitting control information
KR20130109120A (ko) 제어 정보를 전송하는 방법 및 이를 위한 장치
JP2015080278A (ja) 基地局装置、移動局装置、通信方法および集積回路
US9345015B2 (en) Method and apparatus for re-interpreting channel state information
CN110474732B (zh) 一种调制与编码策略mcs表格的指示方法、装置及基站
WO2024031656A1 (fr) Multiplexage d'uci dans un pusch avec deux mots de code
US20230199768A1 (en) 16qam transmission for nbiot
WO2023236009A1 (fr) Désactivation de harq ido ntn à indication de dci
US20230318770A1 (en) Flexible triggering of aperiodic srs
WO2022205269A1 (fr) Rapport nbiot cqi
WO2022241450A1 (fr) Conception modulaire pour le multiplexage de priorité de couche inter-physique

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22954615

Country of ref document: EP

Kind code of ref document: A1