WO2022226840A1 - Light hibernation mode for memory - Google Patents
Light hibernation mode for memory Download PDFInfo
- Publication number
- WO2022226840A1 WO2022226840A1 PCT/CN2021/090620 CN2021090620W WO2022226840A1 WO 2022226840 A1 WO2022226840 A1 WO 2022226840A1 CN 2021090620 W CN2021090620 W CN 2021090620W WO 2022226840 A1 WO2022226840 A1 WO 2022226840A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- mode
- memory system
- memory
- volatile memory
- operating
- Prior art date
Links
- 230000015654 memory Effects 0.000 title claims abstract description 674
- 230000006266 hibernation Effects 0.000 title abstract description 177
- 238000012546 transfer Methods 0.000 claims abstract description 26
- 230000004044 response Effects 0.000 claims description 43
- 230000007704 transition Effects 0.000 claims description 20
- 238000000034 method Methods 0.000 abstract description 50
- 230000003247 decreasing effect Effects 0.000 abstract description 3
- 230000009471 action Effects 0.000 description 26
- 230000006870 function Effects 0.000 description 15
- 230000008569 process Effects 0.000 description 10
- 238000004891 communication Methods 0.000 description 8
- 239000000758 substrate Substances 0.000 description 8
- 238000010586 diagram Methods 0.000 description 7
- 230000008859 change Effects 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 5
- 238000003491 array Methods 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 3
- 239000000835 fiber Substances 0.000 description 3
- 238000007726 management method Methods 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 229910052710 silicon Inorganic materials 0.000 description 3
- 239000010703 silicon Substances 0.000 description 3
- 238000004422 calculation algorithm Methods 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 230000036541 health Effects 0.000 description 2
- 238000012544 monitoring process Methods 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 150000004770 chalcogenides Chemical class 0.000 description 1
- 239000013626 chemical specie Substances 0.000 description 1
- 238000004590 computer program Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- -1 e.g. Substances 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
- 230000014616 translation Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0625—Power saving in storage systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3206—Monitoring of events, devices or parameters that trigger a change in power modality
- G06F1/3215—Monitoring of peripheral devices
- G06F1/3225—Monitoring of peripheral devices of memory devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3275—Power saving in memory, e.g. RAM, cache
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0629—Configuration or reconfiguration of storage systems
- G06F3/0634—Configuration or reconfiguration of storage systems by changing the state or mode of one or more devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0683—Plurality of storage devices
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- the following relates generally to one or more systems for memory and more specifically to a light hibernation mode for memory.
- Memory devices are widely used to store information in various electronic devices such as computers, user devices, wireless communication devices, cameras, digital displays, and the like.
- Information is stored by programing memory cells within a memory device to various states.
- binary memory cells may be programmed to one of two supported states, often corresponding to a logic 1 or a logic 0.
- a single memory cell may support more than two possible states, any one of which may be stored by the memory cell.
- a component may read, or sense, the state of one or more memory cells within the memory device.
- a component may write, or program, one or more memory cells within the memory device to corresponding states.
- RAM random access memory
- ROM read-only memory
- DRAM dynamic RAM
- SDRAM synchronous dynamic RAM
- SRAM static RAM
- FeRAM ferroelectric RAM
- MRAM magnetic RAM
- RRAM resistive RAM
- PCM phase change memory
- 3D cross point 3-dimensional cross-point memory
- NOR not-or
- NAND not-and
- FIG. 1 illustrates an example of a system that supports a light hibernation mode for memory in accordance with examples as disclosed herein.
- FIG. 2 illustrates an example of a process flow that supports a light hibernation mode for memory in accordance with examples as disclosed herein.
- FIG. 3 shows a block diagram of a memory system that supports a light hibernation mode for memory in accordance with examples as disclosed herein.
- FIG. 4 shows a block diagram of a host system that supports a light hibernation mode for memory in accordance with examples as disclosed herein.
- FIGs. 5 and 6 show flowcharts illustrating a method or methods that support a light hibernation mode for memory in accordance with examples as disclosed herein.
- a memory system may enter a full hibernation mode (e.g., an H8 mode of operation) associated with a decreased power consumption (e.g., as compared to a first or normal mode of operation) .
- the memory system may decrease a power supplied to volatile memory (e.g., random access memory (RAM) ) at the memory system) , either completely or so as to maintain only a fraction of the data stored by the volatile memory prior to entering the hibernation mode. That is, the memory system may transfer most or all of the data stored by the volatile memory from the volatile memory to non-volatile memory (e.g., not-and (NAND) memory) prior to or otherwise in connection with entering the hibernation mode.
- the memory system may transfer some or all of such data back from the non-volatile memory to the volatile memory.
- the memory system may enter the hibernation mode for a relatively short time period.
- some operations associated with entering and exiting the hibernation mode may be associated with a high power consumption. For example, transferring data from volatile to non-volatile memory (e.g., prior to entering the hibernation mode) and transferring data from non-volatile back to volatile memory (e.g., based on exiting the hibernation mode) as described above may increase a power consumption of the memory system.
- operating the memory system in the hibernation mode for the short time period may introduce inefficient power usage for the memory system compared to remaining in the hibernation mode for a longer time period.
- a memory system as described herein may additionally support a light hibernation mode (e.g., in addition to a full hibernation mode) , and the memory system may be transitioned into the light hibernation mode in cases that the memory system enters the hibernation mode for a relatively short period of time. For example, a host system may determine whether a duration for an upcoming hibernation mode exceeds a threshold duration. In cases that the duration for the hibernation mode exceeds the threshold duration, the host system may communicate a command to the memory system to enter the full hibernation mode of operation. Additionally, in cases that the duration for the hibernation mode is less than the threshold duration, the host system may communicate a command to the memory system to enter the light hibernation mode of operation.
- a light hibernation mode e.g., in addition to a full hibernation mode
- operations associated with entering and exiting the light hibernation mode may consume less power as compared to operations associated with entering and exiting the full hibernation mode.
- the memory system may transfer less data between the volatile memory and the non-volatile memory in comparison to the full hibernation mode.
- the memory system in connection with entering and exiting the light hibernation mode, may transfer no data between the volatile memory and the non-volatile memory.
- the memory system may use less power to enter and exit the light hibernation mode of operation as compared to entering and exiting the full hibernation mode of operation.
- the memory system may, however, consume more power while operating in the light hibernation mode in comparison to operating in the full hibernation mode due to maintaining more of the volatile memory in an active (e.g., powered on) state during the light hibernation mode as compared to the full hibernation mode.
- whether operating the memory system in the light hibernation mode is more power efficient than operating the memory system in the full hibernation mode may in some cases depend on how long the memory system is in the hibernation mode. For example, operating the memory system in the light hibernation mode for a relatively short time period may increase a power efficiency at the memory system as compared to operating the memory system in the full hibernation mode for the short time period.
- FIG. 1 illustrates an example of a system 100 that supports a light hibernation mode for memory in accordance with examples as disclosed herein.
- the system 100 includes a host system 105 coupled with a memory system 110.
- a memory system 110 may be or include any device or collection of devices, where the device or collection of devices includes at least one memory array.
- a memory system 110 may be or include a Universal Flash Storage (UFS) device, an embedded Multi-Media Controller (eMMC) device, a flash device, a universal serial bus (USB) flash device, a secure digital (SD) card, a solid-state drive (SSD) , a hard disk drive (HDD) , a dual in-line memory module (DIMM) , a small outline DIMM (SO-DIMM) , or a non-volatile DIMM (NVDIMM) , among other possibilities.
- UFS Universal Flash Storage
- eMMC embedded Multi-Media Controller
- flash device eMMC
- USB universal serial bus
- SD secure digital
- SSD solid-state drive
- HDD hard disk drive
- DIMM dual in-line memory module
- SO-DIMM small outline DIMM
- NVDIMM non-volatile DIMM
- the system 100 may be included in a computing device such as a desktop computer, a laptop computer, a network server, a mobile device, a vehicle (e.g., airplane, drone, train, automobile, or other conveyance) , an Internet of Things (IoT) enabled device, an embedded computer (e.g., one included in a vehicle, industrial equipment, or a networked commercial device) , or any other computing device that includes memory and a processing device.
- a computing device such as a desktop computer, a laptop computer, a network server, a mobile device, a vehicle (e.g., airplane, drone, train, automobile, or other conveyance) , an Internet of Things (IoT) enabled device, an embedded computer (e.g., one included in a vehicle, industrial equipment, or a networked commercial device) , or any other computing device that includes memory and a processing device.
- a computing device such as a desktop computer, a laptop computer, a network server, a mobile device, a vehicle (e
- the system 100 may include a host system 105, which may be coupled with the memory system 110.
- this coupling may include an interface with a host system controller 106, which may be an example of a controller or control component configured to cause the host system 105 to perform various operations in accordance with examples as described herein.
- the host system 105 may include one or more devices, and in some cases may include a processor chipset and a software stack executed by the processor chipset.
- the host system 105 may include an application configured for communicating with the memory system 110 or a device therein.
- the processor chipset may include one or more cores, one or more caches (e.g., memory local to or included in the host system 105) , a memory controller (e.g., NVDIMM controller) , and a storage protocol controller (e.g., peripheral component interconnect express (PCIe) controller, serial advanced technology attachment (SATA) controller) .
- the host system 105 may use the memory system 110, for example, to write data to the memory system 110 and read data from the memory system 110. Although one memory system 110 is shown in FIG. 1, the host system 105 may be coupled with any quantity of memory systems 110.
- the host system 105 may be coupled with the memory system 110 via at least one physical host interface.
- the host system 105 and the memory system 110 may in some cases be configured to communicate via a physical host interface using an associated protocol (e.g., to exchange or otherwise communicate control, address, data, and other signals between the memory system 110 and the host system 105) .
- Examples of a physical host interface may include, but are not limited to, a SATA interface, a UFS interface, an eMMC interface, a PCIe interface, a USB interface, a Fiber Channel interface, a Small Computer System Interface (SCSI) , a Serial Attached SCSI (SAS) , a Double Data Rate (DDR) interface, a DIMM interface (e.g., DIMM socket interface that supports DDR) , an Open NAND Flash Interface (ONFI) , and a Low Power Double Data Rate (LPDDR) interface.
- one or more such interfaces may be included in or otherwise supported between a host system controller 106 of the host system 105 and a memory system controller 115 of the memory system 110.
- the host system 105 may be coupled with the memory system 110 (e.g., the host system controller 106 may be coupled with the memory system controller 115) via a respective physical host interface for each memory device 130 included in the memory system 110, or via a respective physical host interface for each type of memory device 130 included in the memory system 110.
- the memory system 110 may include a memory system controller 115 and one or more memory devices 130.
- a memory device 130 may include one or more memory arrays of any type of memory cells (e.g., non-volatile memory cells, volatile memory cells, or any combination thereof) .
- two memory devices 130-a and 130-b are shown in the example of FIG. 1, the memory system 110 may include any quantity of memory devices 130.
- different memory devices 130 within the memory system 110 may include the same or different types of memory cells.
- the memory system controller 115 may be coupled with and communicate with the host system 105 (e.g., via the physical host interface) and may be an example of a controller or control component configured to cause the memory system 110 to perform various operations in accordance with examples as described herein.
- the memory system controller 115 may also be coupled with and communicate with memory devices 130 to perform operations such as reading data, writing data, erasing data, or refreshing data at a memory device 130-among other such operations-which may generically be referred to as access operations.
- the memory system controller 115 may receive commands from the host system 105 and communicate with one or more memory devices 130 to execute such commands (e.g., at memory arrays within the one or more memory devices 130) .
- the memory system controller 115 may receive commands or operations from the host system 105 and may convert the commands or operations into instructions or appropriate commands to achieve the desired access of the memory devices 130. In some cases, the memory system controller 115 may exchange data with the host system 105 and with one or more memory devices 130 (e.g., in response to or otherwise in association with commands from the host system 105) . For example, the memory system controller 115 may convert responses (e.g., data packets or other signals) associated with the memory devices 130 into corresponding signals for the host system 105.
- responses e.g., data packets or other signals
- the memory system controller 115 may be configured for other operations associated with the memory devices 130.
- the memory system controller 115 may execute or manage operations such as wear-leveling operations, garbage collection operations, error control operations such as error-detecting operations or error-correcting operations, encryption operations, caching operations, media management operations, background refresh, health monitoring, and address translations between logical addresses (e.g., logical block addresses (LBAs) ) associated with commands from the host system 105 and physical addresses (e.g., physical block addresses) associated with memory cells within the memory devices 130.
- LBAs logical block addresses
- the memory system controller 115 may include hardware such as one or more integrated circuits or discrete components, a buffer memory, or a combination thereof.
- the hardware may include circuitry with dedicated (e.g., hard-coded) logic to perform the operations ascribed herein to the memory system controller 115.
- the memory system controller 115 may be or include a microcontroller, special purpose logic circuitry (e.g., a field programmable gate array (FPGA) , an application specific integrated circuit (ASIC) , a digital signal processor (DSP) ) , or any other suitable processor or processing circuitry.
- FPGA field programmable gate array
- ASIC application specific integrated circuit
- DSP digital signal processor
- the memory system controller 115 may also include a local memory 120.
- the local memory 120 may include read-only memory (ROM) or other memory that may store operating code (e.g., executable instructions) executable by the memory system controller 115 to perform functions ascribed herein to the memory system controller 115.
- the local memory 120 may additionally or alternatively include static random access memory (SRAM) or other memory that may be used by the memory system controller 115 for internal storage or calculations, for example, related to the functions ascribed herein to the memory system controller 115.
- SRAM static random access memory
- the local memory 120 may serve as a cache for the memory system controller 115.
- data may be stored in the local memory 120 if read from or written to a memory device 130, and the data may be available within the local memory 120 for subsequent retrieval for or manipulation (e.g., updating) by the host system 105 (e.g., with reduced latency relative to a memory device 130) in accordance with a cache policy.
- the local memory 120 may include random access memory (RAM) .
- RAM random access memory
- the local memory 120 or a portion thereof may be an example of volatile memory as describe herein.
- a memory device 130 may include non-volatile memory (e.g., one or more arrays of non-volatile memory cells) .
- a memory device 130 may include NAND (e.g., NAND flash) memory, ROM, phase change memory (PCM) , self-selecting memory, other chalcogenide-based memories, ferroelectric RAM (FeRAM) , magneto RAM (MRAM) , NOR (e.g., NOR flash) memory, Spin Transfer Torque (STT) -MRAM, conductive bridging RAM (CBRAM) , resistive random access memory (RRAM) , oxide based RRAM (OxRAM) , electrically erasable programmable ROM (EEPROM) , or any combination thereof.
- NAND e.g., NAND flash
- ROM phase change memory
- PCM phase change memory
- FeRAM ferroelectric RAM
- MRAM magneto RAM
- NOR e.g., NOR flash
- STT Spin Transfer
- a memory device 130 may include volatile memory (e.g., one or more arrays of volatile memory cells) .
- a memory device 130 may include RAM memory cells, such as dynamic RAM (DRAM) memory cells and synchronous DRAM (SDRAM) memory cells.
- DRAM dynamic RAM
- SDRAM synchronous DRAM
- one or more memory devices 130 (or a portion thereof) may be an example of a non-volatile memory as describe herein.
- one or more memory devices 130 (or a portion thereof) may be an example of a volatile memory as describe herein.
- one or more memory devices 130 or a portion thereof may be non-volatile memory, and one or more other memory devices 130 or a portion thereof may be volatile memory.
- a memory device 130 may include (e.g., on a same die or within a same package) a local controller 135, which may execute operations on one or more memory cells of the respective memory device 130.
- a local controller 135 may operate in conjunction with a memory system controller 115 or may perform one or more functions ascribed herein to the memory system controller 115.
- a memory device 130-a may include a local controller 135-a and a memory device 130-b may include a local controller 135-b.
- a memory device 130 may be or include a NAND device (e.g., NAND flash device) .
- a memory device 130 may be or include a memory die 160.
- a memory device 130 may be a package that includes one or more dies 160.
- a die 160 may, in some examples, be a piece of electronics-grade semiconductor cut from a wafer (e.g., a silicon die cut from a silicon wafer) .
- Each die 160 may include one or more planes 165, and each plane 165 may include a respective set of blocks 170, where each block 170 may include a respective set of pages 175, and each page 175 may include a set of memory cells.
- a NAND memory device 130 may include memory cells configured to each store one bit of information, which may be referred to as single level cells (SLCs) . Additionally or alternatively, a NAND memory device 130 may include memory cells configured to each store multiple bits of information, which may be referred to as multi-level cells (MLCs) if configured to each store two bits of information, as tri-level cells (TLCs) if configured to each store three bits of information, as quad-level cells (QLCs) if configured to each store four bits of information, or more generically as multiple-level memory cells.
- MLCs multi-level cells
- TLCs tri-level cells
- QLCs quad-level cells
- Multiple-level memory cells may provide greater density of storage relative to SLC memory cells but may, in some cases, involve narrower read or write margins or greater complexities for supporting circuitry.
- planes 165 may refer to groups of blocks 170, and in some cases, concurrent operations may take place within different planes 165. For example, concurrent operations may be performed on memory cells within different blocks 170 so long as the different blocks 170 are in different planes 165. In some cases, performing concurrent operations in different planes 165 may be subject to one or more restrictions, such as identical operations being performed on memory cells within different pages 175 that have the same page address within their respective planes 165 (e.g., related to command decoding, page address decoding circuitry, or other circuitry being shared across planes 165) .
- a block 170 may include memory cells organized into rows (pages 175) and columns (e.g., strings, not shown) .
- memory cells in a same page 175 may share (e.g., be coupled with) a common word line
- memory cells in a same string may share (e.g., be coupled with) a common digit line (which may alternatively be referred to as a bit line) .
- memory cells may be read and programmed (e.g., written) at a first level of granularity (e.g., at the page level of granularity) but may be erased at a second level of granularity (e.g., at the block level of granularity) .
- a page 175 may be the smallest unit of memory (e.g., set of memory cells) that may be independently programmed or read (e.g., programed or read concurrently as part of a single program or read operation)
- a block 170 may be the smallest unit of memory (e.g., set of memory cells) that may be independently erased (e.g., erased concurrently as part of a single erase operation)
- NAND memory cells may be erased before they can be re-written with new data.
- a used page 175 may in some cases not be updated until the entire block 170 that includes the page 175 has been erased.
- a memory system controller 115 or a local controller 135 may perform operations (e.g., as part of one or more media management algorithms) for a memory device 130, such as wear leveling, background refresh, garbage collection, scrub, block scans, health monitoring, or others, or any combination thereof.
- operations e.g., as part of one or more media management algorithms
- a block 170 may have some pages 175 containing valid data and some pages 175 containing invalid data.
- an algorithm referred to as “garbage collection” may be invoked to allow the block 170 to be erased and released as a free block for subsequent write operations.
- Garbage collection may refer to a set of media management operations that include, for example, selecting a block 170 that contains valid and invalid data, selecting pages 175 in the block that contain valid data, copying the valid data from the selected pages 175 to new locations (e.g., free pages 175 in another block 170) , marking the data in the previously selected pages 175 as invalid, and erasing the selected block 170.
- the quantity of blocks 170 that have been erased may be increased such that more blocks 170 are available to store subsequent data (e.g., data subsequently received from the host system 105) .
- the memory system 110 may be configured to operate in one or more different modes of operation, each associated with different amounts of power consumption. For example, the memory system 110 may operate in a first mode of operation associated with a normal power consumption. Additionally, the memory system 110 may be configured to operate in one or more lower power modes, which may alternatively be referred to as hibernation modes (e.g., a full hibernation mode, a light hibernation mode) . While operating the memory system 110 in the lower power mode, the memory system 110 may consume less power as compared to the first mode of operation.
- hibernation modes e.g., a full hibernation mode, a light hibernation mode
- the memory system 110 may operate one or more of the memory devices 130 (and, in some cases, the local memory 120) according to a power state that consumes less power than a power state associated with the first mode of operation.
- the memory system 110 may decrease a clock rate associated with the memory device 130 to decrease a power consumed by the memory device 130 if operating in the lower power mode.
- the memory system 110 may decrease a power supplied to one or more of the memory devices 130 if operating in the lower power mode.
- the host system 105 may additionally perform one or more operations for the system 100 that the host system 105 may be unable to perform if the memory system 110 is operating in the first mode. For example, the host system 105 may update a clock rate or frequency associated with communications between the host system 105 and the memory system 110 (e.g., a clock associated with the memory system controller 115) while the memory system 110 is operating in a lower power mode. In some cases, the host system 105 may be unable to update the clock rate while the memory system 110 is operating according to the first mode of operation (e.g., associated with a normal power consumption) .
- the first mode of operation e.g., associated with a normal power consumption
- the memory system 110 may support more than one lower power mode.
- the memory system 110 may be able to operate in a light hibernation mode (e.g., associated with a lower power consumption than the first mode of operation) or a full hibernation mode (e.g., associated with a lower power consumption than the light hibernation mode) .
- the memory system 110 may operate the volatile memory (e.g., memory devices 130 including volatile memory cells, local memory 120 including volatile memory cells) according to a same power state as during the first mode of operation.
- the memory system 110 may operate the non-volatile memory (e.g., memory devices 130 including non-volatile memory cells) according to a power state that consumes less power than operating the non-volatile memory according to the first mode of operation.
- the memory system 110 may operate the volatile and non-volatile memory both according to respect power states that consume less power than operating the volatile and non-volatile memory according to the first mode of operation.
- the memory system 110 While operating according to the light hibernation mode of operation, the memory system 110 may maintain relatively more data in volatile memory at the memory system 110 as compared to the full hibernation mode. For example, if he memory system 110 operates the volatile memory of the memory system 110 according to the same power state as during the first mode of operation (e.g., and maintains a power supply to the volatile memory) during the light hibernation mode, the volatile memory may continue to store all data previously stored in the volatile memory.
- the memory system 110 While operating according to the full hibernation mode of operation, the memory system 110 may maintain less data in the volatile memory as compared to the light hibernation mode. That is, because the memory system 110 operates the volatile memory of the memory system 110 according to a power state during the full hibernation mode that consumes less power than during both the first mode of operation and the light hibernation mode , the volatile memory may not maintain as much data in the volatile memory. Thus, in connection with entering the full hibernation mode, the memory system 110 may transfer some or all data stored in volatile memory to non-volatile memory.
- the memory system 110 may transfer some or all of the data associated with the volatile memory (e.g., that was transferred from the volatile memory in connection with entering the full hibernation mode) back to the volatile memory. In some cases, the memory system 110 may maintain a small portion of volatile memory if operating in the full hibernation mode. Here, the memory system 110 may refrain from transmitting data associated with that portion of volatile memory to non-volatile memory during the full hibernation mode.
- the host system 105 may determine to transition the memory system 110 to a lower power mode (e.g., a full hibernation mode, a light hibernation mode) . Prior to transmitting a command to the memory system 110 to transition from the first mode of operation to the lower power mode, the host system 105 may select the lower power mode (e.g., from a set of lower power modes that includes at least the full hibernation mode and the light hibernation mode) . In some cases, the host system 105 may select the lower power mode based on a time period of operating the memory system 110 according to the lower power mode.
- a lower power mode e.g., a full hibernation mode, a light hibernation mode
- the host system 105 may select the lower power mode based on a time period of operating the memory system 110 according to the lower power mode.
- the host system 105 may select the light hibernation mode. Additionally, if the host system 105 determines that the time period for operating the memory system 110 is greater than a threshold duration, the host system 105 may select the full hibernation mode.
- the host system 105 may transmit the command to the memory system 110 to enter the lower power mode and the memory system 110 may adjust a power state of one or more of the memory devices 130 according to the indicated lower power mode. After the time period, the host system 105 may transmit a command to the memory system 110 to exit the lower power mode and the memory system 110 may then update the power states of one or more the memory devices 130 to operate according to the first mode of operation. In some instances (e.g., in cases that the memory system 110 is exiting the full hibernation mode) , the memory system 110 may additionally transfer data from non-volatile to volatile memory based on exiting the full hibernation mode.
- the system 100 may include any quantity of non-transitory computer readable media that support a light hibernation mode for memory.
- the host system 105, the memory system controller 115, or a memory device 130 may include or otherwise may access one or more non-transitory computer readable media storing instructions (e.g., firmware) for performing the functions ascribed herein to the host system 105, memory system controller 115, or memory device 130.
- instructions e.g., firmware
- such instructions if executed by the host system 105 (e.g., by the host system controller 106) , by the memory system controller 115, or by a memory device 130 (e.g., by a local controller 135) , may cause the host system 105, memory system controller 115, or memory device 130 to perform one or more associated functions as described herein.
- FIG. 2 illustrates an example of a process flow 200 that supports a light hibernation mode for memory in accordance with examples as disclosed herein.
- Process flow 200 may implement one or more aspects as described with reference to FIG. 1.
- host system 105-a and memory system 110-a may be examples of host system 105 and memory system 110, respectively. That is, the memory system 110-a may include volatile and non-volatile memory as described with reference to FIG. 1.
- the volatile memory may be RAM or other volatile memory and may in some cases be included in local memory 120 as described with reference to FIG. 1.
- the non-volatile memory may be NAND or other non-volatile memory and may in some cases be included in one or more memory devices 130 as described with reference to FIG. 1.
- Process flow 200 may illustrate aspects of operating the memory system 110-a according to a first mode of operation (e.g., a normal or full-power mode of operation) , a light hibernation mode, and a full hibernation mode.
- a first mode of operation
- a memory system 110 may be operated according to a first mode of operation.
- the first mode of operation may be any mode different than a light hibernation mode or hibernation mode as described herein.
- the first mode of operation may be a default (e.g., normal or active) mode of operation, and in some cases the first mode of operation may not be a low power mode.
- the memory system 110 operating according to the first mode of operation may include operating the volatile memory according to a first power state (e.g., associated with normal (e.g., active) operation of the volatile memory) and the non-volatile memory according to a second power state (e.g., associated with normal (e.g., active) operation of the non-volatile memory) .
- a first power state e.g., associated with normal (e.g., active) operation of the volatile memory
- a second power state e.g., associated with normal (e.g., active) operation of the non-volatile memory
- the host system 105-a may determine to transition the memory system 110-a to a lower power mode (e.g., the hibernation mode or the light hibernation mode) for a time period. For example, the host system 105-a may determine to transition the memory system 110-a to the lower power mode for a relatively long time period (e.g., to conserve power of the memory system 110) . Or alternatively, the host system 105-a may determine to transition the memory system 110-a to the lower power mode for a relatively short time period (e.g., to perform one or more operations at the memory system 110-a that the host system 105-a may be unable to perform while the memory system 110 is operating according to the first mode of operation) .
- a lower power mode e.g., the hibernation mode or the light hibernation mode
- the host system 105-a may determine to transition the memory system 110-a to the lower power mode for a relatively short time period in order to update a clock frequency associated with the memory system 110-a or associated with both the host-system 105-a and the memory system 110-a (e.g., a clock signal that provides reference timings for communications between the host-system 105-a and the memory system 110-a) .
- a clock frequency associated with the memory system 110-a or associated with both the host-system 105-a and the memory system 110-a e.g., a clock signal that provides reference timings for communications between the host-system 105-a and the memory system 110-a
- the host system 105-a may select the lower power mode from a set of low power modes.
- the set of low power modes may include at least a full hibernation mode and a light hibernation mode.
- the host system 105-a may select the lower power mode based on a duration of the time period in which the memory system will be in the lower power mode. For example, the host system 105-a may compare the time period for operating the memory system 110-a in the lower power mode to a threshold duration (e.g., a preconfigured or predefined threshold duration, a dynamically configured duration) .
- a threshold duration e.g., a preconfigured or predefined threshold duration, a dynamically configured duration
- the host system 105-a may select the light hibernation mode and proceed to 220. And in cases that the time period for operating the memory system 110-a according to the lower power mode is greater than the threshold duration (e.g., satisfies the threshold duration) , the host system 105-a may select the full hibernation mode and proceed to 235.
- the threshold duration may be configured such that the memory system 110-amay consume less power operating in the light hibernation mode (e.g., as compared to operating in the full hibernation mode) if the memory system 110-a operates according to the light hibernation mode for less than the threshold duration. Additionally, the memory system 110-a may consume less power operating in the full hibernation mode (e.g., as compared to operating in the light hibernation mode) if the memory system 110-a operates according to the full hibernation mode for more than the threshold duration.
- the memory system 110-a entering and exiting the light hibernation mode may consume less power as compared to the memory system 110-a entering and exiting the full hibernation mode (e.g., due to differences in amounts of data transferred from volatile memory to non-volatile memory when entering the different hibernation modes, differences in amounts of data transferred from non-volatile memory to volatile memory when exit the different hibernation modes, or both) .
- the memory system 110-a may, however, consume less power while operating the memory system 110-a according to the full hibernation mode as compared to operating the memory system 110-a according to the light hibernation mode (e.g., due to differences in the amount of data retained in volatile memory while in the different hibernation modes) .
- the light hibernation mode may be more power efficient for shorter time periods as compared to the full hibernation mode
- the full hibernation mode may be more power efficient for longer time periods as compared to the light hibernation mode.
- the operations at 220 may correspond to cases in which the host system 105-aselects the light hibernation mode at 215.
- a command to enter the light hibernation mode may be transmitted to the memory system 110-a by the host system 105-a.
- the host system 105-a may transmit the command to enter the light hibernation mode via a distinct type of command (e.g., relative to a different type of command for the memory system 110-a to enter the full hibernation mode) .
- a command for the memory system 110-a to enter the light hibernation mode may be of a same command type as a command for the memory system 110-a to enter the full hibernation mode, but a message within a field of a command of that type may indicate that the memory system 110-a is to enter the light hibernation mode of operation in response to the command (or that the memory system 110-a is to enter the full hibernation mode of operation, depending on the selection at 215) .
- the light hibernation mode may be entered by the memory system 110-a.
- the memory system 110-a may operate the volatile memory according to a same power state as during the first mode of operation.
- the memory system 110-a may operate the non-volatile memory according to a power state that consumes less power than operating the non-volatile memory according to the first mode of operation.
- the memory system 110 may refrain from transferring any data from the volatile memory to the non-volatile memory in connection with entering the light hibernation mode.
- the memory system 110 may maintain the volatile memory in a completely powered-on state while operating in the light hibernation mode (e.g. including data refresh operations) .
- the memory system 110 may transfer some data from the volatile memory to the non-volatile memory in connection with entering the light hibernation mode, but a smaller quantity of data than in connection with entering the full hibernation mode.
- the memory system 110 may power down some portion of the volatile memory while operating in the light hibernation mode, but a smaller portion than while operating in the full hibernation mode (e.g., the memory system may maintain a larger portion of the volatile memory in a powered-on state while operating in the light hibernation mode than while operating in the full hibernation mode) .
- Examples of data that may be stored the volatile memory may include data written by or available to be read by the host system 105-a, executable instructions (e.g., firmware) for one or more controllers within the memory system 110-a (e.g., for a memory system controller 115) , or both, among other possible types of data.
- executable instructions e.g., firmware
- the memory system 110-a may operate according to the light hibernation mode of operation until a command to exit the light hibernation mode is received (e.g., at 255) .
- the operations at 235 may correspond to cases in which the host system 105-aselects the full hibernation mode at 215.
- a command to enter the full hibernation mode may be transmitted to the memory system 110-a by the host system 105-a.
- the host system 105-a may transmit the command to enter the full hibernation mode via a distinct type of command (e.g., relative to a different type of command for the memory system 110-a to enter the light hibernation mode) .
- a command for the memory system 110-a to enter the full hibernation mode may be of a same command type as a command for the memory system 110-a to enter the light hibernation mode, but a message within a field of a command of that type may indicate that the memory system 110-a is to enter the full hibernation mode of operation in response to the command (as compared to a different message within that field, which may indicate that the memory system 110-a is to enter the light hibernation mode of operation) .
- At 245, at least some data may be transferred from volatile memory of the memory system 110-a to non-volatile memory of the memory system 110-a.
- the memory system 110-a may transfer data stored in volatile memory that is not maintained (e.g., does not receive adequate power supply to maintain data storage through refresh operations) during the full hibernation mode.
- the memory system 110-a may transfer more data to from volatile to non-volatile memory as part of entering the full hibernation mode as compared to entering a light hibernation mode (e.g., as described at 230) .
- transferring the data from the volatile memory to the non-volatile memory may result in more power consumption (e.g., a via a current spike, power spike, or both) being associated with entering (e.g., transitioning into) the full hibernation mode than entering (e.g., transitioning into) the light hibernation mode.
- more power consumption e.g., a via a current spike, power spike, or both
- the full hibernation mode may be entered by the memory system 110-a.
- the memory system 110-a may operate the volatile and non-volatile memory according to power states that consume less power than operating the volatile and non-volatile memory according to the first mode of operation, respectively.
- the non-volatile memory may be operated the same in the full hibernation mode as in the light hibernation mode, but the volatile memory may be operated in a lower power state in the full hibernation mode relative to the light hibernation mode.
- the memory system may maintain a larger portion of the volatile memory in a powered-on state, may maintain (e.g., store) a greater quantity of data in the volatile memory, or both, while operating in the light hibernation mode than while operating in the full hibernation mode.
- the memory system 110-a may operate according to the full hibernation mode of operation until a command to exit the light hibernation mode is received (e.g., at 255) . While operating the memory system 110-a according to the full hibernation mode, the memory system 110-a may consume less power as compared to operating the memory system 110-a according to the light hibernation mode.
- the host system 105-a, memory system 110-a, another system or device, or any combination thereof may perform one or more operations (e.g., configuration procedures) while the memory system 110-a is operating in the lower power mode (e.g., the light hibernation mode or the full hibernation mode) .
- the host system 105-a may change a frequency of a clock signal while the memory system 110-aoperates in the lower power mode.
- the clock signal may be associated with the memory system 110-a, the host-system 105-a, or both.
- the host system 105-a may change a clock frequency (e.g., an interface clock associated with timing for communications between the memory system 110-a and the host system 105-a) by performing dynamic voltage and frequency scaling (DVFS) (e.g., via a devfreq parameter) .
- DVFS dynamic voltage and frequency scaling
- changing a clock frequency is merely an example operation of the one or more operations that the host system 105-a, the memory system 110-a, another system or device, or any combination thereof, may perform while the memory system 110-a is operating in a lower power mode.
- the host system 105-a may determine at 210 to transition the memory system 110-a into a lower power mode for any reason and may perform any quantity or type of operations while the memory system 110-a is operating in the lower power mode.
- a command to exit the lower power mode of operation may be transmitted to the memory system 110-a by the host system 105-a(e.g., after the time period) .
- the memory system 110-a may be operated according to the first mode of operation (e.g., may exit the lower power mode) .
- the host system 105-a may at 255 transmit the command for the memory system 110-a to exit the light hibernation mode.
- the memory system 110-a may adjust a power state of the non-volatile memory to the power state associated with the first mode of operation (e.g., by increasing a power consumption of the non-volatile memory) .
- exiting the light hibernation mode may not involve any adjustment to the power state of the volatile memory.
- exiting the light hibernation mode may not involve increasing an amount of power supplied to the volatile memory, but to a lesser extent than in connection with exiting the full hibernation mode.
- the host system 105-a may at 255 transmit the command for the memory system 110-a to exit the full hibernation mode.
- the memory system 110-a may adjust a power state of the volatile and non-volatile memory to the power state associated with the first mode of operation (e.g., by increasing a power consumption of the volatile and non-volatile memory) .
- the memory system 110-a may at 260 transfer from the non-volatile memory to the volatile memory some or all of any data that was previously flushed from the volatile memory (e.g., transferred from the volatile memory to the non-volatile memory) in connection with entering the lower power mode being exited.
- the memory system 110-a if the memory system 110-a is exiting the light hibernation mode, no data may have been previously flushed in connection with entering the light hibernation mode, and thus no data may be transferred at 260. In some other cases, if some data may have been previously flushed in connection with entering the light hibernation mode, and thus some data may be transferred at 260, but a lesser quantity of data than in connection with exiting the full hibernation mode.
- the memory system 110-a may resume operating according to the first mode of operation.
- aspects of the process flow 200 may be implemented by a controller, among other components. Additionally or alternatively, aspects of the process flow 200 may be implemented as instructions stored in memory (e.g., firmware stored in a memory coupled with host system 105-a, memory system 110-a, or both) . For example, the instructions, if executed by a controller (e.g., the host system controller 106, local controller 135, local controller 145, or a combination) , may cause the controller to perform the operations of the process flow 200.
- a controller e.g., the host system controller 106, local controller 135, local controller 145, or a combination
- FIG. 3 shows a block diagram 300 of a memory system 320 that supports a light hibernation mode for memory in accordance with examples as disclosed herein.
- the memory system 320 may be an example of aspects of a memory system as described with reference to FIGs. 1 through 2.
- the memory system 320, or various components thereof, may be an example of means for performing various aspects of the light hibernation mode for memory as described herein.
- the memory system 320 may include a mode manager 325, a command component 330, a data transfer manager 335, a clock component 340, or any combination thereof. Each of these components may communicate, directly or indirectly, with one another (e.g., via one or more buses) .
- the mode manager 325 may be configured as or otherwise support a means for operating the memory system 320 according to a first mode of operation, where operating the memory system 320 according to the first mode of operation includes operating volatile memory within the memory system in accordance with a first power state and operating non-volatile memory within the memory system in accordance with a second power state.
- the command component 330 may be configured as or otherwise support a means for receiving, while operating the memory system 320 according to the first mode of operation, a command for the memory system 320 to enter a second mode of operation.
- the mode manager 325 may be configured as or otherwise support a means for operating the memory system 320 according to the second mode of operation in response to the command, where operating the memory system 320 according to the second mode of operation includes operating the volatile memory in accordance with the first power state and operating the non-volatile memory in accordance with a third power state, the third power state corresponding to lower power consumption than the second power state.
- the command component 330 may be configured as or otherwise support a means for receiving, while operating the memory system 320 according to the first mode of operation, a second command for the memory system 320 to enter a third mode of operation, where operating the memory system 320 according to the third mode of operation includes operating the volatile memory in accordance with a fourth power state corresponding to lower power consumption than the first power state and operating the non-volatile memory in accordance with the third power state.
- the mode manager 325 may be configured as or otherwise support a means for operating the memory system 320 according to the third mode of operation.
- the data transfer manager 335 may be configured as or otherwise support a means for transferring a greater quantity of data from the volatile memory to the non-volatile memory in response to the second command for the memory system 320 to enter the third mode of operation than in response to the command for the memory system 320 to enter the second mode of operation.
- the data transfer manager 335 may be configured as or otherwise support a means for refraining from transferring any data from the volatile memory to the non-volatile memory in response to the command for the memory system 320 to enter the second mode of operation.
- the data transfer manager 335 may be configured as or otherwise support a means for storing a greater quantity of data in the volatile memory while operating the memory system 320 according to the second mode of operation than while operating the memory system 320 according to the third mode of operation.
- data stored in the volatile memory while operating the memory system 320 according to the second mode of operation may include data associated with a host device for the memory system, executable instructions for a controller within the memory system, or any combination thereof.
- the command component 330 may be configured as or otherwise support a means for receiving, while operating the memory system 320 according to the second mode of operation, a third command for the memory system 320 to exit the second mode of operation. In some examples, the command component 330 may be configured as or otherwise support a means for receiving, while operating the memory system 320 according to the third mode of operation, a fourth command for the memory system 320 to exit the third mode of operation. In some examples, the data transfer manager 335 may be configured as or otherwise support a means for transferring a greater quantity of data from the non-volatile memory to the volatile memory in response to the fourth command for the memory system 320 to exit the third mode of operation than in response to the third command for the memory system 320 to exit the second mode of operation.
- the mode manager 325 may be configured as or otherwise support a means for operating the memory system 320 according to the first mode of operation after operating the memory system 320 according to the second mode of operation.
- the data transfer manager 335 may be configured as or otherwise support a means for refraining from transferring any data between the volatile memory and the non-volatile memory between a first time and a second time, the first time before beginning to operate the memory system 320 according to the second mode of operation, and the second time after operating the memory system 320 according to the second mode of operation.
- the clock component 340 may include, manage, monitor, or otherwise be associated with one or more clocks, where operations of the memory system 320 may be based on (e.g., have timings based on) one or more clock signals associated with the one or more clocks.
- a clock signal associated with the memory system 320 e.g., associated with the clock component 340
- the clock signal may have a second frequency after the command for the memory system 320 to enter the second mode of operation is received.
- the volatile memory may include random access memory.
- the non-volatile memory may include NAND memory.
- FIG. 4 shows a block diagram 400 of a host system 420 that supports a light hibernation mode for memory in accordance with examples as disclosed herein.
- the host system 420 may be an example of aspects of a host system as described with reference to FIGs. 1 through 2.
- the host system 420, or various components thereof, may be an example of means for performing various aspects of the light hibernation mode for memory as described herein.
- the host system 420 may include a mode manager 425, a mode selecting component 430, a command component 435, a clock manager 440, or any combination thereof. Each of these components may communicate, directly or indirectly, with one another (e.g., via one or more buses) .
- the mode manager 425 may be configured as or otherwise support a means for determining to transition a memory system, for a time period, from a first mode of operation to a second mode of operation corresponding to lower power consumption by the memory system than the first mode of operation.
- the mode selecting component 430 may be configured as or otherwise support a means for selecting the second mode of operation from a set of low power modes associated with the memory system based at least in part on determining to transition the memory system, based at least in part on whether the time period satisfies a threshold duration, or both.
- the set of low power modes may include a first low power mode corresponding to lower power consumption by the memory system than the first mode of operation and a second low power mode corresponding to lower power consumption by the memory system than the first low power mode.
- the command component 435 may be configured as or otherwise support a means for transmitting, to the memory system, a command for the memory system to enter the second mode of operation.
- the mode selecting component 430 may be configured as or otherwise support a means for selecting, as the second mode of operation, the first low power mode based at least in part on the time period failing to satisfy the threshold duration. If the second low power mode is selected as the second mode of operation, the command for the memory system to enter the second mode of operation may be a command for the memory system to enter the first low power mode.
- the mode selecting component 430 may be configured as or otherwise support a means for selecting, as the second mode of operation, the second low power mode based at least in part on the time period satisfying the threshold duration. If the second low power mode is selected as the second mode of operation, the command for the memory system to enter the second mode of operation may be a command for the memory system to enter the second low power mode.
- the command component 435 may be configured as or otherwise support a means for transmitting, after the time period, a second command for the memory system to exit the second mode of operation.
- the clock manager 440 may be configured as or otherwise support a means for updating, during the time period, a clock rate associated with the memory system, where determining to transition to the memory system to the second mode of operation for the time period may be based at least in part on determining to update the clock rate.
- FIG. 5 shows a flowchart illustrating a method 500 that supports a light hibernation mode for memory in accordance with examples as disclosed herein.
- the operations of method 500 may be implemented by a memory system or its components as described herein.
- the operations of method 500 may be performed by a memory system as described with reference to FIGs. 1 through 3.
- a memory system may execute a set of instructions to control the functional elements of the device to perform the described functions. Additionally or alternatively, the memory system may perform aspects of the described functions using special-purpose hardware.
- the method may include operating a memory system according to a first mode of operation, where operating the memory system according to the first mode of operation includes operating volatile memory within the memory system in accordance with a first power state and operating non-volatile memory within the memory system in accordance with a second power state.
- the operations of 505 may be performed in accordance with examples as disclosed herein. In some examples, aspects of the operations of 505 may be performed by a mode manager 325 as described with reference to FIG. 3.
- the method may include receiving, while operating the memory system according to the first mode of operation, a command for the memory system to enter a second mode of operation.
- the operations of 510 may be performed in accordance with examples as disclosed herein. In some examples, aspects of the operations of 510 may be performed by a command component 330 as described with reference to FIG. 3.
- the method may include operating the memory system according to the second mode of operation in response to the command, where operating the memory system according to the second mode of operation includes operating the volatile memory in accordance with the first power state and operating the non-volatile memory in accordance with a third power state, the third power state corresponding to lower power consumption than the second power state.
- the operations of 515 may be performed in accordance with examples as disclosed herein. In some examples, aspects of the operations of 515 may be performed by a mode manager 325 as described with reference to FIG. 3.
- an apparatus as described herein may perform a method or methods, such as the method 500.
- the apparatus may include, features, circuitry, logic, means, or instructions (e.g., a non-transitory computer-readable medium storing instructions executable by a processor) for operating a memory system according to a first mode of operation, where operating the memory system according to the first mode of operation includes operating volatile memory within the memory system in accordance with a first power state and operating non-volatile memory within the memory system in accordance with a second power state, receiving, while operating the memory system according to the first mode of operation, a command for the memory system to enter a second mode of operation, and operating the memory system according to the second mode of operation in response to the command, where operating the memory system according to the second mode of operation includes operating the volatile memory in accordance with the first power state and operating the non-volatile memory in accordance with a third power state, the third power state corresponding to lower power consumption than the second power state.
- Some examples of the method 500 and the apparatus described herein may further include operations, features, circuitry, logic, means, or instructions for receiving, while operating the memory system according to the first mode of operation, a second command for the memory system to enter a third mode of operation, where operating the memory system according to the third mode of operation includes operating the volatile memory in accordance with a fourth power state corresponding to lower power consumption than the first power state and operating the non-volatile memory in accordance with the third power state.
- Some examples of the method 500 and the apparatus described herein may further include operations, features, circuitry, logic, means, or instructions for transferring a greater quantity of data from the volatile memory to the non-volatile memory in response to the second command for the memory system to enter the third mode of operation than in response to the command for the memory system to enter the second mode of operation.
- Some examples of the method 500 and the apparatus described herein may further include operations, features, circuitry, logic, means, or instructions for refraining from transferring any data from the volatile memory to the non-volatile memory in response to the command for the memory system to enter the second mode of operation.
- Some examples of the method 500 and the apparatus described herein may further include operations, features, circuitry, logic, means, or instructions for storing a greater quantity of data in the volatile memory while operating the memory system according to the second mode of operation than while operating the memory system according to the third mode of operation.
- data stored in the volatile memory while operating the memory system according to the second mode of operation may include data associated with a host device for the memory system, executable instructions for a controller within the memory system, or any combination thereof.
- Some examples of the method 500 and the apparatus described herein may further include operations, features, circuitry, logic, means, or instructions for receiving, while operating the memory system according to the second mode of operation, a third command for the memory system to exit the second mode of operation, receiving, while operating the memory system according to the third mode of operation, a fourth command for the memory system to exit the third mode of operation, and transferring a greater quantity of data from the non-volatile memory to the volatile memory in response to the fourth command for the memory system to exit the third mode of operation than in response to the third command for the memory system to exit the second mode of operation.
- Some examples of the method 500 and the apparatus described herein may further include operations, features, circuitry, logic, means, or instructions for operating the memory system according to the first mode of operation after operating the memory system according to the second mode of operation and refraining from transferring any data between the volatile memory and the non-volatile memory between a first time and a second time, the first time before beginning to operate the memory system according to the second mode of operation, and the second time after operating the memory system according to the second mode of operation.
- a clock signal associated with the memory system may have a first frequency before the command for the memory system to enter the second mode of operation is received and the clock signal may have a second frequency after the command for the memory system to enter the second mode of operation is received.
- the volatile memory may be random access memory and the non-volatile memory may be NAND memory.
- FIG. 6 shows a flowchart illustrating a method 600 that supports a light hibernation mode for memory in accordance with examples as disclosed herein.
- the operations of method 600 may be implemented by a host system or its components as described herein.
- the operations of method 600 may be performed by a host system as described with reference to FIGs. 1 through 2 and 4.
- a host system may execute a set of instructions to control the functional elements of the device to perform the described functions. Additionally or alternatively, the host system may perform aspects of the described functions using special-purpose hardware.
- the method may include determining to transition a memory system, for a time period, from a first mode of operation to a second mode of operation corresponding to lower power consumption by the memory system than the first mode of operation.
- the operations of 605 may be performed in accordance with examples as disclosed herein. In some examples, aspects of the operations of 605 may be performed by a mode manager 425 as described with reference to FIG. 4.
- the method may include selecting the second mode of operation from a set of low power modes associated with the memory system based at least in part on whether the time period satisfies a threshold duration, the set of low power modes including a first low power mode corresponding to lower power consumption by the memory system than the first mode of operation and a second low power mode corresponding to lower power consumption by the memory system than the first low power mode.
- the operations of 610 may be performed in accordance with examples as disclosed herein. In some examples, aspects of the operations of 610 may be performed by a mode selecting component 430 as described with reference to FIG. 4.
- the method may include transmitting, to the memory system, a command for the memory system to enter the second mode of operation.
- the operations of 615 may be performed in accordance with examples as disclosed herein. In some examples, aspects of the operations of 615 may be performed by a command component 435 as described with reference to FIG. 4.
- an apparatus as described herein may perform a method or methods, such as the method 600.
- the apparatus may include, features, circuitry, logic, means, or instructions (e.g., a non-transitory computer-readable medium storing instructions executable by a processor) for determining to transition a memory system, for a time period, from a first mode of operation to a second mode of operation corresponding to lower power consumption by the memory system than the first mode of operation, selecting the second mode of operation from a set of low power modes associated with the memory system based at least in part on whether the time period satisfies a threshold duration, the set of low power modes including a first low power mode corresponding to lower power consumption by the memory system than the first mode of operation and a second low power mode corresponding to lower power consumption by the memory system than the first low power mode, and transmitting, to the memory system, a command for the memory system to enter the second mode of operation.
- Some examples of the method 600 and the apparatus described herein may further include operations, features, circuitry, logic, means, or instructions for selecting, as the second mode of operation, the first low power mode based at least in part on the time period failing to satisfy the threshold duration, where the command for the memory system to enter the second mode of operation may be a command for the memory system to enter the first low power mode.
- Some examples of the method 600 and the apparatus described herein may further include operations, features, circuitry, logic, means, or instructions for selecting, as the second mode of operation, the second low power mode based at least in part on the time period satisfying the threshold duration, where the command for the memory system to enter the second mode of operation may be a command for the memory system to enter the second low power mode.
- Some examples of the method 600 and the apparatus described herein may further include operations, features, circuitry, logic, means, or instructions for transmitting, after the time period, a second command for the memory system to exit the second mode of operation.
- Some examples of the method 600 and the apparatus described herein may further include operations, features, circuitry, logic, means, or instructions for updating, during the time period, a clock rate associated with the memory system, where determining to transition to the memory system to the second mode of operation for the time period may be based at least in part on determining to update the clock rate.
- the apparatus may include volatile memory, non-volatile memory, and a controller coupled with the volatile memory and the non-volatile memory.
- the controller may be configured to cause the apparatus to operate the apparatus according to a first mode of operation, where operating the apparatus according to the first mode of operation comprises operating the volatile memory in accordance with a first power state and operating the non-volatile memory in accordance with a second power state, receive, while operating the apparatus according to the first mode of operation, a command for the apparatus to enter a second mode of operation, and operate the apparatus according to the second mode of operation in response to the command, where operating the apparatus according to the second mode of operation comprises operating the volatile memory in accordance with the first power state and operating the non-volatile memory in accordance with a third power state, the third power state corresponding to lower power consumption than the second power state.
- the controller may be further configured to cause the apparatus to receive, while operating the apparatus according to the first mode of operation, a second command for the apparatus to enter a third mode of operation, where operating the apparatus according to the third mode of operation comprises operating the volatile memory in accordance with a fourth power state corresponding to lower power consumption than the first power state and operating the non-volatile memory in accordance with the third power state.
- the controller may be further configured to cause the apparatus to transfer a greater quantity of data from the volatile memory to the non-volatile memory in response to the second command for the apparatus to enter the third mode of operation than in response to the command for the apparatus to enter the second mode of operation.
- the controller may be further configured to cause the apparatus to refrain from transferring any data from the volatile memory to the non-volatile memory in response to the command for the apparatus to enter the second mode of operation.
- the controller may be further configured to cause the apparatus to store a greater quantity of data in the volatile memory while operating the apparatus according to the second mode of operation than while operating the apparatus according to the third mode of operation.
- the data that the controller is configured to cause the apparatus to store in the volatile memory while operating the apparatus according to the second mode of operation comprises data associated with a host device for the apparatus, executable instructions for the controller, or any combination thereof.
- the controller may be further configured to cause the apparatus to receive, while operating the apparatus according to the second mode of operation, a third command for the apparatus to exit the second mode of operation, receive, while operating the apparatus according to the third mode of operation, a fourth command for the apparatus to exit the third mode of operation, and transfer a greater quantity of data from the non-volatile memory to the volatile memory in response to the fourth command for the apparatus to exit the third mode of operation than in response to the third command for the apparatus to exit the second mode of operation.
- the controller may be further configured to cause the apparatus to operate the apparatus according to the first mode of operation after operating the apparatus according to the second mode of operation and refrain from transferring any data between the volatile memory and the non-volatile memory between a first time and a second time, the first time before beginning to operate the apparatus according to the second mode of operation, and the second time after operating the apparatus according to the second mode of operation.
- the volatile memory may be random access memory (e.g., SRAM or DRAM)
- the non-volatile memory may be NAND memory.
- the apparatus may be a memory system.
- the apparatus may include a controller configured to couple with a memory system, where the controller is configured to cause the apparatus to determine to transition the memory system, for a time period, from a first mode of operation to a second mode of operation corresponding to lower power consumption by the memory system than the first mode of operation, select the second mode of operation from a set of low power modes associated with the memory system based at least in part on whether the time period satisfies a threshold duration, the set of low power modes comprising a first low power mode corresponding to lower power consumption by the memory system than the first mode of operation and a second low power mode corresponding to lower power consumption by the memory system than the first low power mode, and transmit, to the memory system, a command for the memory system to enter the second mode of operation.
- the controller may be further configured to cause the apparatus to select the first low power mode as the second mode of operation responsive to the time period failing to satisfy the threshold duration.
- the controller may be further configured to cause the apparatus to select the second low power mode as the second mode of operation responsive to the time period satisfying the threshold duration.
- the controller may be further configured to cause the apparatus to transmit, after the time period, a second command for the memory system to exit the second mode of operation.
- the controller may be further configured to cause the apparatus to determine to transition to the memory system to the second mode of operation for the time period based at least in part on determining to update a clock rate associated with the memory system and update the clock rate during the time period.
- electrowetting contact conductive contact, ” “connected, ” and “coupled” may refer to a relationship between components that supports the flow of signals between the components.
- Components are considered in electronic communication with (or in conductive contact with or connected with or coupled with) one another if there is any conductive path between the components that can, at any time, support the flow of signals between the components.
- the conductive path between components that are in electronic communication with each other may be an open circuit or a closed circuit based on the operation of the device that includes the connected components.
- the conductive path between connected components may be a direct conductive path between the components or the conductive path between connected components may be an indirect conductive path that may include intermediate components, such as switches, transistors, or other components.
- intermediate components such as switches, transistors, or other components.
- the flow of signals between the connected components may be interrupted for a time, for example, using one or more intermediate components such as switches or transistors.
- Coupled refers to a condition of moving from an open-circuit relationship between components in which signals are not presently capable of being communicated between the components over a conductive path to a closed-circuit relationship between components in which signals are capable of being communicated between components over the conductive path. If a component, such as a controller, couples other components together, the component initiates a change that allows signals to flow between the other components over a conductive path that previously did not permit signals to flow.
- isolated refers to a relationship between components in which signals are not presently capable of flowing between the components. Components are isolated from each other if there is an open circuit between them. For example, two components separated by a switch that is positioned between the components are isolated from each other if the switch is open. If a controller isolates two components, the controller affects a change that prevents signals from flowing between the components using a conductive path that previously permitted signals to flow.
- the term “in response to” may refer to one condition or action occurring at least partially, if not fully, as a result of a previous condition or action.
- a first condition or action may be performed and second condition or action may at least partially occur as a result of the previous condition or action occurring (whether directly after or after one or more other intermediate conditions or actions occurring after the first condition or action) .
- the terms “directly in response to” or “in direct response to” may refer to one condition or action occurring as a direct result of a previous condition or action.
- a first condition or action may be performed and second condition or action may occur directly as a result of the previous condition or action occurring independent of whether other conditions or actions occur.
- a first condition or action may be performed and second condition or action may occur directly as a result of the previous condition or action occurring, such that no other intermediate conditions or actions occur between the earlier condition or action and the second condition or action or a limited quantity of one or more intermediate steps or actions occur between the earlier condition or action and the second condition or action.
- condition or action described herein as being performed “based on, ” “based at least in part on, ” or “in response to” some other step, action, event, or condition may additionally or alternatively (e.g., in an alternative example) be performed “in direct response to” or “directly in response to” such other condition or action unless otherwise specified.
- the devices discussed herein, including a memory array may be formed on a semiconductor substrate, such as silicon, germanium, silicon-germanium alloy, gallium arsenide, gallium nitride, etc.
- the substrate is a semiconductor wafer.
- the substrate may be a silicon-on-insulator (SOI) substrate, such as silicon-on-glass (SOG) or silicon-on-sapphire (SOP) , or epitaxial layers of semiconductor materials on another substrate.
- SOI silicon-on-insulator
- SOG silicon-on-glass
- SOP silicon-on-sapphire
- the conductivity of the substrate, or sub-regions of the substrate may be controlled through doping using various chemical species including, but not limited to, phosphorous, boron, or arsenic. Doping may be performed during the initial formation or growth of the substrate, by ion-implantation, or by any other doping means.
- a switching component or a transistor discussed herein may represent a field-effect transistor (FET) and comprise a three terminal device including a source, drain, and gate.
- the terminals may be connected to other electronic elements through conductive materials, e.g., metals.
- the source and drain may be conductive and may comprise a heavily-doped, e.g., degenerate, semiconductor region.
- the source and drain may be separated by a lightly-doped semiconductor region or channel. If the channel is n-type (i.e., majority carriers are electrons) , then the FET may be referred to as an n-type FET.
- the FET may be referred to as a p-type FET.
- the channel may be capped by an insulating gate oxide.
- the channel conductivity may be controlled by applying a voltage to the gate. For example, applying a positive voltage or negative voltage to an n-type FET or a p-type FET, respectively, may result in the channel becoming conductive.
- a transistor may be “on” or “activated” if a voltage greater than or equal to the transistor’s threshold voltage is applied to the transistor gate.
- the transistor may be “off” or “deactivated” if a voltage less than the transistor’s threshold voltage is applied to the transistor gate.
- the functions described herein may be implemented in hardware, software executed by a processor, firmware, or any combination thereof. If implemented in software executed by a processor, the functions may be stored on or transmitted over, as one or more instructions or code, a computer-readable medium. Other examples and implementations are within the scope of the disclosure and appended claims. For example, due to the nature of software, functions described above can be implemented using software executed by a processor, hardware, firmware, hardwiring, or combinations of any of these. Features implementing functions may also be physically located at various positions, including being distributed such that portions of functions are implemented at different physical locations.
- a general-purpose processor may be a microprocessor, but in the alternative, the processor may be any processor, controller, microcontroller, or state machine.
- a processor may be implemented as a combination of computing devices (e.g., a combination of a DSP and a microprocessor, multiple microprocessors, one or more microprocessors in conjunction with a DSP core, or any other such configuration) .
- Computer-readable media includes both non-transitory computer storage media and communication media including any medium that facilitates transfer of a computer program from one place to another.
- a non-transitory storage medium may be any available medium that can be accessed by a general purpose or special purpose computer.
- non-transitory computer-readable media can comprise RAM, ROM, electrically erasable programmable read-only memory (EEPROM) , compact disk (CD) ROM or other optical disk storage, magnetic disk storage or other magnetic storage devices, or any other non-transitory medium that can be used to carry or store desired program code means in the form of instructions or data structures and that can be accessed by a general-purpose or special-purpose computer, or a general-purpose or special-purpose processor.
- RAM random access memory
- ROM read-only memory
- EEPROM electrically erasable programmable read-only memory
- CD compact disk
- magnetic disk storage or other magnetic storage devices or any other non-transitory medium that can be used to carry or store desired program code means in the form
- any connection is properly termed a computer-readable medium.
- the software is transmitted from a website, server, or other remote source using a coaxial cable, fiber optic cable, twisted pair, digital subscriber line (DSL) , or wireless technologies such as infrared, radio, and microwave
- the coaxial cable, fiber optic cable, twisted pair, DSL, or wireless technologies such as infrared, radio, and microwave are included in the definition of medium.
- Disk and disc include CD, laser disc, optical disc, digital versatile disc (DVD) , floppy disk, and Blu-ray disc, where disks usually reproduce data magnetically, while discs reproduce data optically with lasers. Combinations of the above are also included within the scope of computer-readable media.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Power Sources (AREA)
Abstract
Description
Claims (25)
- An apparatus, comprising:volatile memory;non-volatile memory; anda controller coupled with the volatile memory and the non-volatile memory, the controller configured to cause the apparatus to:operate the apparatus according to a first mode of operation, wherein operating the apparatus according to the first mode of operation comprises operating the volatile memory in accordance with a first power state and operating the non-volatile memory in accordance with a second power state;receive, while operating the apparatus according to the first mode of operation, a command for the apparatus to enter a second mode of operation; andoperate the apparatus according to the second mode of operation in response to the command, wherein operating the apparatus according to the second mode of operation comprises operating the volatile memory in accordance with the first power state and operating the non-volatile memory in accordance with a third power state, the third power state corresponding to lower power consumption than the second power state.
- The apparatus of claim 1, wherein the controller is further configured to cause the apparatus to:receive, while operating the apparatus according to the first mode of operation, a second command for the apparatus to enter a third mode of operation, wherein operating the apparatus according to the third mode of operation comprises operating the volatile memory in accordance with a fourth power state corresponding to lower power consumption than the first power state and operating the non-volatile memory in accordance with the third power state.
- The apparatus of claim 2, wherein the controller is further configured to cause the apparatus to:transfer a greater quantity of data from the volatile memory to the non-volatile memory in response to the second command for the apparatus to enter the third mode of operation than in response to the command for the apparatus to enter the second mode of operation.
- The apparatus of claim 3, wherein the controller is further configured to cause the apparatus to:refrain from transferring any data from the volatile memory to the non-volatile memory in response to the command for the apparatus to enter the second mode of operation.
- The apparatus of claim 3, wherein the controller is further configured to cause the apparatus to:store a greater quantity of data in the volatile memory while operating the apparatus according to the second mode of operation than while operating the apparatus according to the third mode of operation.
- The apparatus of claim 5, wherein the data that the controller is configured to cause the apparatus to store in the volatile memory while operating the apparatus according to the second mode of operation comprises data associated with a host device for the apparatus, executable instructions for the controller, or any combination thereof.
- The apparatus of claim 2, wherein the controller is further configured to cause the apparatus to:receive, while operating the apparatus according to the second mode of operation, a third command for the apparatus to exit the second mode of operation;receive, while operating the apparatus according to the third mode of operation, a fourth command for the apparatus to exit the third mode of operation; andtransfer a greater quantity of data from the non-volatile memory to the volatile memory in response to the fourth command for the apparatus to exit the third mode of operation than in response to the third command for the apparatus to exit the second mode of operation.
- The apparatus of claim 1, wherein the controller is further configured to cause the apparatus to:operate the apparatus according to the first mode of operation after operating the apparatus according to the second mode of operation; andrefrain from transferring any data between the volatile memory and the non-volatile memory between a first time and a second time, the first time before beginning to operate the apparatus according to the second mode of operation, and the second time after operating the apparatus according to the second mode of operation.
- The apparatus of claim 1, wherein:the volatile memory comprises random access memory; andthe non-volatile memory comprises NAND memory.
- An apparatus, comprising:a controller configured to couple with a memory system, wherein the controller is configured to cause the apparatus to:determine to transition the memory system, for a time period, from a first mode of operation to a second mode of operation corresponding to lower power consumption by the memory system than the first mode of operation;select the second mode of operation from a set of low power modes associated with the memory system based at least in part on whether the time period satisfies a threshold duration, the set of low power modes comprising a first low power mode corresponding to lower power consumption by the memory system than the first mode of operation and a second low power mode corresponding to lower power consumption by the memory system than the first low power mode; andtransmit, to the memory system, a command for the memory system to enter the second mode of operation.
- The apparatus of claim 10, wherein the controller is further configured to cause the apparatus to:select the first low power mode as the second mode of operation responsive to the time period failing to satisfy the threshold duration.
- The apparatus of claim 10, wherein the controller is further configured to cause the apparatus to:select the second low power mode as the second mode of operation responsive to the time period satisfying the threshold duration.
- The apparatus of claim 10, wherein the controller is further configured to cause the apparatus to:transmit, after the time period, a second command for the memory system to exit the second mode of operation.
- The apparatus of claim 10, wherein the controller is further configured to cause the apparatus to:determine to transition to the memory system to the second mode of operation for the time period based at least in part on determining to update a clock rate associated with the memory system; andupdate the clock rate during the time period.
- A non-transitory computer-readable medium storing code comprising instructions which, when executed by a processor of an electronic device, cause the electronic device to:operate a memory system according to a first mode of operation, wherein operating the memory system according to the first mode of operation comprises operating volatile memory in accordance with a first power state and operating non-volatile memory in accordance with a second power state;receive, while operating the memory system according to the first mode of operation, a command for the memory system to enter a second mode of operation; andoperate the memory system according to the second mode of operation in response to the command, wherein operating the memory system according to the second mode of operation comprises operating the volatile memory in accordance with the first power state and operating the non-volatile memory in accordance with a third power state, the third power state corresponding to lower power consumption than the second power state.
- The non-transitory computer-readable medium of claim 15, wherein the instructions, when executed by the processor of the electronic device, further cause the electronic device to:receive, while operating the memory system according to the first mode of operation, a second command for the memory system to enter a third mode of operation, wherein operating the memory system according to the third mode of operation comprises operating the volatile memory in accordance with a fourth power state corresponding to lower power consumption than the first power state and operating the non-volatile memory in accordance with the third power state.
- The non-transitory computer-readable medium of claim 16, wherein the instructions, when executed by the processor of the electronic device, further cause the electronic device to:transfer a greater quantity of data from the volatile memory to the non-volatile memory in response to the second command for the memory system to enter the third mode of operation than in response to the command for the memory system to enter the second mode of operation.
- The non-transitory computer-readable medium of claim 17, wherein the instructions, when executed by the processor of the electronic device, further cause the electronic device to:refrain from transferring any data from the volatile memory to the non-volatile memory in response to the command for the memory system to enter the second mode of operation.
- The non-transitory computer-readable medium of claim 17, wherein the instructions, when executed by the processor of the electronic device, further cause the electronic device to:store a greater quantity of data in the volatile memory while operating the memory system according to the second mode of operation than while operating the memory system according to the third mode of operation.
- The non-transitory computer-readable medium of claim 16, wherein the instructions, when executed by the processor of the electronic device, further cause the electronic device to:receive, while operating the memory system according to the second mode of operation, a third command for the memory system to exit the second mode of operation;receive, while operating the memory system according to the third mode of operation, a fourth command for the memory system to exit the third mode of operation; andtransfer greater quantity of data from the non-volatile memory to the volatile memory in response to the fourth command for the memory system to exit the third mode of operation than in response to the third command for the memory system to exit the second mode of operation.
- A non-transitory computer-readable medium storing code comprising instructions which, when executed by a processor of an electronic device, cause the electronic device to:determine to transition a memory system, for a time period, from a first mode of operation to a second mode of operation corresponding to lower power consumption by the memory system than the first mode of operation;select the second mode of operation from a set of low power modes associated with the memory system based at least in part on whether the time period satisfies a threshold duration, the set of low power modes comprising a first low power mode corresponding to lower power consumption by the memory system than the first mode of operation and a second low power mode corresponding to lower power consumption by the memory system than the first low power mode; andtransmit, to the memory system, a command for the memory system to enter the second mode of operation.
- The non-transitory computer-readable medium of claim 21, wherein the instructions, when executed by the processor of the electronic device, further cause the electronic device to:select the first low power mode as the second mode of operation responsive to the time period failing to satisfy the threshold duration.
- The non-transitory computer-readable medium of claim 21, wherein the instructions, when executed by the processor of the electronic device, further cause the electronic device to:select the second low power mode as the second mode of operation responsive to the time period satisfying the threshold duration.
- The non-transitory computer-readable medium of claim 21, wherein the instructions, when executed by the processor of the electronic device, further cause the electronic device to:transmit, after the time period, a second command for the memory system to exit the second mode of operation.
- The non-transitory computer-readable medium of claim 21, wherein the instructions, when executed by the processor of the electronic device, further cause the electronic device to:determine to transition to the memory system to the second mode of operation for the time period based at least in part on determining to update a clock rate associated with the memory system; andupdate the clock rate during the time period.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202180097486.3A CN117222965A (en) | 2021-04-28 | 2021-04-28 | Light sleep mode for memory |
US17/420,173 US20240078024A1 (en) | 2021-04-28 | 2021-04-28 | Light hibernation mode for memory |
PCT/CN2021/090620 WO2022226840A1 (en) | 2021-04-28 | 2021-04-28 | Light hibernation mode for memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2021/090620 WO2022226840A1 (en) | 2021-04-28 | 2021-04-28 | Light hibernation mode for memory |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2022226840A1 true WO2022226840A1 (en) | 2022-11-03 |
Family
ID=83847703
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2021/090620 WO2022226840A1 (en) | 2021-04-28 | 2021-04-28 | Light hibernation mode for memory |
Country Status (3)
Country | Link |
---|---|
US (1) | US20240078024A1 (en) |
CN (1) | CN117222965A (en) |
WO (1) | WO2022226840A1 (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020064079A1 (en) * | 2000-11-30 | 2002-05-30 | Fujitsu Limited | Semiconductor memory device having a plurality of low power consumption modes |
CN104380259A (en) * | 2012-10-17 | 2015-02-25 | 华为技术有限公司 | Method for reducing consumption of memory system and memory controller |
CN104885034A (en) * | 2012-12-22 | 2015-09-02 | 高通股份有限公司 | Reducing power consumption of volatile memory via use of non-volatile memory |
CN112148208A (en) * | 2019-06-28 | 2020-12-29 | 爱思开海力士有限公司 | Apparatus and method for transferring internal data of memory system in sleep mode |
US20210064113A1 (en) * | 2019-08-26 | 2021-03-04 | Micron Technology, Inc. | Architecture-based power management for a memory device |
-
2021
- 2021-04-28 US US17/420,173 patent/US20240078024A1/en active Pending
- 2021-04-28 CN CN202180097486.3A patent/CN117222965A/en active Pending
- 2021-04-28 WO PCT/CN2021/090620 patent/WO2022226840A1/en active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20020064079A1 (en) * | 2000-11-30 | 2002-05-30 | Fujitsu Limited | Semiconductor memory device having a plurality of low power consumption modes |
CN104380259A (en) * | 2012-10-17 | 2015-02-25 | 华为技术有限公司 | Method for reducing consumption of memory system and memory controller |
CN104885034A (en) * | 2012-12-22 | 2015-09-02 | 高通股份有限公司 | Reducing power consumption of volatile memory via use of non-volatile memory |
CN112148208A (en) * | 2019-06-28 | 2020-12-29 | 爱思开海力士有限公司 | Apparatus and method for transferring internal data of memory system in sleep mode |
US20210064113A1 (en) * | 2019-08-26 | 2021-03-04 | Micron Technology, Inc. | Architecture-based power management for a memory device |
Also Published As
Publication number | Publication date |
---|---|
US20240078024A1 (en) | 2024-03-07 |
CN117222965A (en) | 2023-12-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11934252B2 (en) | Shallow hibernate power state | |
US11720261B2 (en) | Transferring memory system data to a host system | |
US11714563B2 (en) | Volatile register to detect power loss | |
US11983423B2 (en) | Host recovery for a stuck condition | |
WO2022126578A1 (en) | Dynamic interval for memory device to enter low power state | |
US11763895B2 (en) | Power architecture for non-volatile memory | |
US11886266B2 (en) | Dynamic power control | |
US11934692B2 (en) | Write booster buffer and hibernate | |
US11748005B2 (en) | Transferring memory system data to an auxiliary array | |
WO2022120517A1 (en) | Techniques to reduce write amplification | |
WO2022226840A1 (en) | Light hibernation mode for memory | |
WO2022226821A1 (en) | Dynamic low power mode | |
US12032836B2 (en) | Power management techniques | |
US11899577B2 (en) | Selective garbage collection | |
US20230041215A1 (en) | Power management techniques | |
US20230074643A1 (en) | Rate adjustments for a memory interface | |
US20230305617A1 (en) | Dynamic power modes for boot-up procedures | |
US20230317135A1 (en) | Techniques to refresh memory systems operating in low power states | |
US20230040336A1 (en) | Adaptive throughput monitoring | |
US20240061615A1 (en) | Command scheduling for a memory system | |
WO2022193144A1 (en) | Read operations for active regions of memory device | |
US11929107B2 (en) | Techniques for memory cell refresh | |
US11847353B2 (en) | Suspend operation with data transfer to host system | |
WO2022226783A1 (en) | Dynamic voltage supply for memory circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 17420173 Country of ref document: US |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 21938325 Country of ref document: EP Kind code of ref document: A1 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 202180097486.3 Country of ref document: CN |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 21938325 Country of ref document: EP Kind code of ref document: A1 |