WO2022146465A1 - Improved architectures for storing and retrieving system data in a non-volatile memory system - Google Patents
Improved architectures for storing and retrieving system data in a non-volatile memory system Download PDFInfo
- Publication number
- WO2022146465A1 WO2022146465A1 PCT/US2021/025009 US2021025009W WO2022146465A1 WO 2022146465 A1 WO2022146465 A1 WO 2022146465A1 US 2021025009 W US2021025009 W US 2021025009W WO 2022146465 A1 WO2022146465 A1 WO 2022146465A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- volatile memory
- memory cell
- array
- value
- memory system
- Prior art date
Links
- 238000012937 correction Methods 0.000 claims description 17
- 230000000694 effects Effects 0.000 abstract description 3
- 210000004027 cell Anatomy 0.000 description 145
- 239000000463 material Substances 0.000 description 10
- 239000000758 substrate Substances 0.000 description 6
- 230000006870 function Effects 0.000 description 4
- 238000001514 detection method Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- 239000002041 carbon nanotube Substances 0.000 description 2
- 229910021393 carbon nanotube Inorganic materials 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000007935 neutral effect Effects 0.000 description 2
- 150000004767 nitrides Chemical class 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 230000005689 Fowler Nordheim tunneling Effects 0.000 description 1
- 210000004460 N cell Anatomy 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000005641 tunneling Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/005—Circuit means for protection against loss of information of semiconductor storage devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1048—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
- G11C7/08—Control thereof
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
- G11C7/1012—Data reordering during input/output, e.g. crossbars, layers of multiplexers, shifting or rotating
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/02—Arrangements for writing information into, or reading information out from, a digital store with means for avoiding parasitic signals
Definitions
- Non-volatile memory systems are well-known in the prior art.
- Figure 1 depicts prior art non-volatile memory system 100.
- Non-volatile memory system 100 comprises array 101, row decoder 102, column decoder 103, and sense amplifier 104.
- Array 101 comprises an array of non-volatile memory cells arranged in rows and columns.
- Row decoder 102 is coupled to each row of non-volatile memory cells in array 101 and enables one or more rows for read, erase, or program operations, typically in response to a received row address.
- Column decoder 103 is coupled to each column of non-volatile memory cells in array 101 and enables one or more columns for read, erase, or program operations, typically in response to a received column address.
- row decoder 102 typically is coupled to a word line of each row of cells
- column decoder 103 typically is coupled to a bit line of each column of cells.
- Sense amplifier 104 is used during a read operation to sense the value stored in the selected cell or cells.
- each memory cell 210 includes source region 14 and drain region 16 formed in semiconductor substrate 12, with channel region 18 there between.
- Floating gate 20 is formed over and insulated from (and controls the conductivity of) a first portion of the channel region 18, and over a portion of the source region 14.
- Word line terminal 22 (which is typically coupled to a word line) has a first portion that is disposed over and insulated from (and controls the conductivity of) a second portion of the channel region 18, and a second portion that extends up and over the floating gate 20.
- the floating gate 20 and word line terminal 22 are insulated from the substrate 12 by a gate oxide.
- Bitline 24 is coupled to drain region 16.
- Memory cell 210 is erased (where electrons are removed from the floating gate) by placing a high positive voltage on the word line terminal 22 in relation to the substrate region 12 which causes electrons on the floating gate 20 to tunnel through the intermediate insulation from the floating gate 20 to the word line terminal 22 via Fowler-Nordheim tunneling.
- Memory cell 210 is programmed (where electrons are placed on the floating gate) by placing a positive voltage on the word line terminal 22, and a positive voltage on the source region 14. Electrons will flow from the drain region 16 toward the source region 14. The electrons will accelerate and become heated when they move through the channel region 18 under the gap between the word line terminal 22 and the floating gate 20, and the channel region 18 under the floating gate 20. Some of the heated electrons will be injected through the gate oxide onto the floating gate 20 due to the attractive electrostatic force from the floating gate 20 and the reduction in oxide energy barrier caused by said force.
- Memory cell 210 is read by placing positive read voltages on the drain region 16 and word line terminal 22 (which turns on the portion of the channel region 18 under the word line terminal) in relation to the source region 14. If the floating gate 20 is positively charged (i.e. erased of electrons), then the portion of the channel region 18 under the floating gate 20 is turned on as well, and current will flow across the channel region 18 to the source region 14, which is sensed as the erased or “1” state. If the floating gate 20 is negatively charged (i.e. programmed with electrons), then the portion of the channel region under the floating gate 20 is mostly or entirely turned off, and current will not flow (or there will be little flow) across the channel region 18 to the source region 14, which is sensed as the programmed or “0” state.
- the floating gate 20 is positively charged (i.e. erased of electrons)
- the portion of the channel region 18 under the floating gate 20 is turned on as well, and current will flow across the channel region 18 to the source region 14, which is sensed as the erased or “1” state
- Table No. 1 depicts typical voltage/current ranges that can be applied to the terminals of memory cell 210 for performing read, erase, and program operations:
- FIG. 3 depicts a four-gate memory cell 310 comprising source region 14, drain region 16, floating gate 20 over a first portion of channel region 18, a select gate 22 (typically coupled to a word line, WL) over a second portion of the channel region 18, a control gate 28 over the floating gate 20, and an erase gate 30 over the source region 14.
- WL word line
- FIG. 3 depicts a four-gate memory cell 310 comprising source region 14, drain region 16, floating gate 20 over a first portion of channel region 18, a select gate 22 (typically coupled to a word line, WL) over a second portion of the channel region 18, a control gate 28 over the floating gate 20, and an erase gate 30 over the source region 14.
- WL word line
- erase gate 30 over the source region 14.
- All gates are non-floating gates except floating gate 20, meaning that they are electrically connected or connectable to a voltage source. Programming is performed by heated electrons from the channel region 18 injecting themselves onto the floating gate 20. Erasing is performed by electrons tunneling from the floating
- Table No. 2 depicts typical voltage/current ranges that can be applied to the terminals of memory cell 310 for performing read, erase, and program operations:
- Figure 4 depicts a three-gate memory cell 410, which is another type of flash memory cell.
- Memory cell 410 is identical to the memory cell 310 of Figure 3 except that memory cell 410 does not have a separate control gate.
- the erase operation (whereby erasing occurs through use of the erase gate) and read operation are similar to that of the Figure 3 except there is no control gate bias applied.
- the programming operation also is done without the control gate bias, and as a result, a higher voltage must be applied on the source line during a program operation to compensate for a lack of control gate bias.
- Table No. 3 depicts typical voltage/current ranges that can be applied to the terminals of memory cell 410 for performing read, erase, and program operations:
- non-volatile memory technologies such as FINFET split gate flash or stack gate flash memory, NAND flash, SONOS (silicon-oxide-nitride-oxide-silicon, charge trap in nitride), MONOS (metal-oxide-nitride-oxide- silicon, metal charge trap in nitride), ReRAM (resistive ram), PCM (phase change memory), MRAM (magnetic ram), FeRAM (ferroelectric ram), CT (charge trap) memory, CN (carbon- nanotube) memory, OTP (bi-level or multi-level one time programmable), and CeRAM (correlated electron ram), without limitation.
- SONOS silicon-oxide-nitride-oxide-silicon, charge trap in nitride
- MONOS metal-oxide-nitride-oxide- silicon, metal charge trap in nitride
- ReRAM resistive ram
- PCM phase change memory
- MRAM magnetic ram
- FeRAM ferrr
- prior art non-volatile memory system 100 sometimes creates and maintains protected area 501 within array 101.
- Protected area 501 can then be used to store configuration data, trim data, fuses, and other types of data that are essential to the operation of non-volatile memory system 100, which will be referred to herein as “system data” or “system bits”.
- System data or “system bits”.
- User data will not be stored in protected area 501, and, optionally, protected area 501 is not accessible for read, erase, and program operations initiated from a source outside of nonvolatile memory system 100.
- the data stored in protected area 501 is critical to the accurate functioning of non-volatile memory system 100, the data stored in protected area 501 needs extra protection from low-probability data loss events such as charge loss, charge movement, read disturb, radiation-induced soft errors, and other mechanisms which cause changes in the read current/voltage of a small fraction of the cells.
- One prior art approach is to store each system bit in protected area 501 in two nonvolatile memory cells in a redundant fashion.
- the read current from the two cells can be summed and compared against a reference value to determine the stored value.
- system data is much less likely to become corrupted due to charge loss, charge redistribution, disturb effects, and other phenomena that have caused data corruption in prior art non-volatile memory systems.
- a non-volatile memory system comprises an array of non-volatile memory cells arranged into rows and columns; a sense amplifier configured during a read operation to receive current from a first non-volatile memory cell in a first column of the array and to indicate a first value stored in the first non-volatile memory cell and to receive current from a second non-volatile memory cell in a second column of the array and to indicate a second value stored in the second non-volatile memory cell; and a logic circuit for receiving from the sense amplifier the first value and the second value and for generating a data bit output based on the first value and the second value.
- a non-volatile memory system comprises an array of non-volatile memory cells arranged into rows and columns; and a sense amplifier configured during a read operation to receive combined current from a first non-volatile memory cell and a second nonvolatile memory cell in a selected column of the array and to generate a data bit output indicating a value based on the combined current.
- a non-volatile memory system comprises an array of nonvolatile memory cells arranged into rows and columns, each row comprising a word of nonvolatile memory cells and error correction code data calculated from the word; a sense amplifier configured during a read operation to receive current from the array and to output a word and error correction code data for the word; and an error correction code engine for correcting one or more errors in the word using the error correction code data for the word.
- Figure 1 depicts a prior art non-volatile memory system.
- Figure 2 depicts a prior art split gate flash memory cell.
- Figure 3 depicts another prior art split gate flash memory cell.
- Figure 4 depicts another prior art split gate flash memory cell.
- Figure 5 depicts a prior art non-volatile memory system with a protected area.
- Figure 6 depicts another embodiment of a system data architecture.
- Figure 7 depicts another embodiment of a system data architecture.
- Figure 8 depicts another embodiment of a system data architecture.
- Figure 9 depicts another embodiment of a system data architecture.
- Figure 10 depicts another embodiment of a system data architecture.
- Figure 11 depicts another embodiment of a system data architecture.
- Figures 6-8 depict embodiments that are particularly suitable for non-volatile memory (NVM) cell designs where a charge loss, charge redistribution, disturb, or other physical or electrical changes in the NVM cell will cause a cell to gravitate towards a “1” state, which might flip a stored “0” to a “1” but will not affect a stored “1”.
- NVM non-volatile memory
- FIG 6 depicts system data architecture 600. Each bit of system data is written into two redundant NVM cells, such as cells 601 and 602, located in the same row accessible by the same word line, such as wordline 601, and in different columns accessible by different bit lines, such as bit lines 604 and 605.
- NVM cells such as cells 601 and 602 located in the same row accessible by the same word line, such as wordline 601, and in different columns accessible by different bit lines, such as bit lines 604 and 605.
- NVM cells 601 and 602 are simultaneously but independently sensed by sense amplifier 104 against a reference current to determine their respective logic states.
- Data read from the two cells as output by sense amplifier 104 (which indicates a first value stored one of the two NVM cells 601, 602 and a second value stored in the other of the two NVM cells 601, 602) are routed through AND device 603 (a logic device performing an AND function, which can be implemented using hardware logic or by firmware executed on a controller or processor) to generate the final system data (indicated by “Output”).
- AND device 603 a logic device performing an AND function, which can be implemented using hardware logic or by firmware executed on a controller or processor
- NVM cells 601 and 602 originally stored a “0” and one of the two NVM cells 601, 602 has flipped from a “0” to a “1,” the output will still be a “0” because the output of AND device 603 will be “0”. The probability of both NVM cells flipping from a “0” to a “1” is extremely low.
- NVM cells 601 and 602 originally stored a 1, then it is expected that both NVM cells 601 and 602 will still store a “1” because the underlying NVM cell architecture is assumed to be of the type where a leakage or disturb will cause a “0” to flip to a “1” but will not cause a “1” to flip to a “0”.
- Bitline 606 and wordline 603 are shown for completeness.
- Figure 7 depicts system data architecture 700. Each bit of system data is written into two redundant NVM cells. The redundant NVM cells each can be located in any row and in any column. That is, there is no restriction on where the redundant NVM cells can be placed, and they need not be located in the same row or column or adjacent rows or columns. In this example, a pair of redundant bits are stored in NVM cell 701 accessible by wordline 601 and bit line 604 and in NVM cell 702 accessible by wordline 603 and bitline 606. Bitline 602 and wordline 605 are shown for completeness.
- Read data from the two NVM cells output by sense amplifier 104 (which indicates a first value stored one of the two NVM cells 701, 702 and a second value stored in the other of the two NVM cells 701, 702) are processed with AND device 603 (a logic device performing an AND function, which can be implemented using hardware logic or by firmware executed on a controller or processor) to generate the final system data (indicated by “Output”).
- AND device 603 a logic device performing an AND function, which can be implemented using hardware logic or by firmware executed on a controller or processor
- NVM cells 701 and 702 originally stored a “0” and neither cell has flipped, then the output will be a “0”. If NVM cells 701 and 702 originally stored a “0” and one of the two NVM cells 701, 702 has flipped from a “0” to a “1,” the final data will still be a “0” because the output of the AND operation will be “0”. The probability of both NVM cells 701 and 702 flipping from a “0” to a “1” is extremely low.
- FIG. 8 depicts system data architecture 800. Each bit of system data is written into two redundant NVM cells, such as NVM cells 801 and 802, located in the same column accessible by the same bit line, such as bitline 604, but located in different rows accessible by different wordlines, such as wordlines 601 and 603. Bitlines 605, 606 and wordline 602 are shown for completeness.
- both wordlines 601 and 603 are selected.
- Read current from NVM cells 801 and 802 are combined in the common bitline 604.
- the summed current is sensed by sense amplifier 104 against a reference current to determine its logic state.
- the reference current is set to a level within a range which is: higher than the sum of a typical O-state read current for the NVM cells and the upper limit of a neutral floating gate (FG) read current (for NVM cells which use charge storage in a polysilicon FG, where the upper limit refers to the upper limit of the range of neutral FG read current for NVM cells in the array); or higher than the sum of typical O-state read current plus the saturation point of O-state read current movement (for NVM cells which use other storage mechanisms).
- the reference level is also lower than two times the lower limit of read current of 1 -state cells which are read immediately after being set to 1- state.
- the stored data in selected NVM calls 801 and 802 is “0”, and one of the two NVM cells 801, 802 has flipped from a “0” to a “1,” the combined read current of the two NVM cells will saturate before it exceeds the reference current, and the final data will still be deemed by sense amplifier 104 to be a “0”.
- the probability of both NVM cells 801, 802 flipping from a “0” to a “1” is extremely low.
- NVM cells 801 and 802 originally stored a “1”, then it is expected that both NVM cells 801, 802 will still store a “1” because the underlying NVM cell architecture is assumed to be of the type where a leakage, disturb, or other changes will cause a “0” to flip to a “1” but will not cause a “1” to flip to a “0”.
- Figures 9-10 depict embodiments that are particularly suitable for NVM cell designs where a charge loss, charge redistribution, or disturb will cause a cell to gravitate towards a “0” state, which might flip a stored “1” to a “0” but will not affect a stored “0”.
- Figure 9 depicts system data architecture 900. Each bit of system data is written into two redundant NVM cells, such as cells 901 and 902, located in the same row accessible by the same wordline, such as wordline 601, but located in different columns accessible by different bitlines, such as bitlines 604 and 605. Bitline 606 and wordlines 602, 603 are shown for completeness.
- current from NVM cells 901 and 902 are simultaneously but independently sensed against a reference current by sense amplifier 104 to determine a first value stored in NVM cell 901 and a second value stored in NVM 902.
- Read data from the two NVM cells output by sense amplifier 104 are processed with OR device 903 (a logic device performing an OR function, which can be implemented using hardware logic or by firmware executed on a controller or processor) to generate the final system data (indicated by “Output”).
- OR device 903 a logic device performing an OR function, which can be implemented using hardware logic or by firmware executed on a controller or processor
- NVM cells 901 and 902 originally stored a “1” and neither cell has flipped, then the output will be a “1”. If NVM cells 901 and 902 originally stored a “1” and one of the two NVM cells has flipped from a “1” to a “0,” the final data will still be a “1” because the output of OR device 903 will be “0”. The probability of both NVM cells 901, 902 flipping from a “1” to a “0” is extremely low.
- NVM cells 901 and 902 originally stored a “0”, then it is expected that both NVM cells 901, 902 will still store a “0” because this scheme will only be used in NVM cell architecture where leakage, disturb, or other changes will cause a “1” to flip to a “0” but will not cause a “0” to flip.
- Figure 10 depicts system data architecture 1000. Each bit of system data is written into two redundant NVM cells.
- the redundant NVM cells each can be located in any row and column. That is, there is no restriction on where the NVM cells can be placed, and they need not be located in the same row or column or adjacent rows or columns.
- a pair of redundant bits are stored in NVM cell 1001 accessible by wordline 601 and bit line 604 and in NVM cell 1002 accessible by wordline 603 and bitline 606. Bitline 605 and wordline 602 are shown for completeness.
- NVM cells 1001 and 1002 originally stored a “1” and neither NVM cell has flipped, then the output will be a “1”. IfNVM cells 1001 and 1002 originally stored a “1” and one of the two NVM cells has flipped from a “1” to a “0,” the final data will still be a “1” because the output of OR device 903 will be “0”. The probability of both NVM cells 1001, 1002 flipping from a “1” to a “0” is extremely low.
- NVM cells 1001 and 1002 originally stored a “0”, then it is expected that both NVM cells 1001, 1002 will still store a “0” because this scheme will only be used in NVM cell architecture where leakage, disturb, or other changes will cause a “1” to flip to a “0” but will not cause a “0” to flip.
- Figure 11 depicts an embodiment that is suitable for: (1) NVM cell designs where a charge loss, charge redistribution, disturb, or other physical changes to the cell will cause a cell to gravitate towards a “0” state, which might flip a stored “1” to a “0” but will not affect a stored “0”; (2) NVM cell designs where aforementioned changes will cause a cell to gravitate towards a “1” state, which might flip a stored “0” to a “1” but will not affect a stored “1”; and (3) NVM cell designs where aforementioned changes will cause an NVM cell to gravitate towards either state, which might flip some stored “0”s to “l”s but also might flip some stored “l”s to “0”s.
- FIG 11 depicts system data architecture 1100.
- each word of system data such as word 1101
- associated error correction code data such as error correction code
- ECC data 1102 in a row.
- Each system bit is stored in a word and is stored without redundancy. Multiple words may be stored in a row, each with there associated error correction code data, without exceeding the scope.
- ECC data 1102 is generated for word 1101 using an ECC, such as the Hamming code, or a code generated by the majority voter algorithm (where data is stored in N redundant physical cells and the value of the stored data is deemed to be the value indicated by a majority of the N cells), to perform error detection and error correction such as 2 -bit error detection and 1- bit error correction scheme.
- a parity bit scheme may be utilized to indicate error detection without correction.
- sense amplifier 104 When bit 1101 is read, the entire word 1101 and ECC data 1102 are read by sense amplifier 104 and sent to ECC engine 1103. That is, sense amplifier 104 receives current from the array and outputs a word and error correction code data for the word to ECC engine 1103. If any single bit in word 1101 has flipped in either direction, the error will be detected and/or corrected successfully by ECC engine 1103. The probability of more than one bit flipping is extremely low.
- system data architecture 1100 is additionally implemented with redundancy such as using multiple cells for each system bit to further enhance the reliability such as for functional safety for automotive applications.
- each system bit can be stored in two cells in two rows or two columns, as described in previous embodiments.
- ECC engine 1103 is implemented using an external controller or firmware.
- adjacent includes “directly adjacent” (no intermediate materials, elements or space disposed therebetween) and “indirectly adjacent” (intermediate materials, elements or space disposed there between)
- mounted to includes “directly mounted to” (no intermediate materials, elements or space disposed there between) and “indirectly mounted to” (intermediate materials, elements or spaced disposed there between)
- electrically coupled includes “directly electrically coupled to” (no intermediate materials or elements there between that electrically connect the elements together) and “indirectly electrically coupled to” (intermediate materials or elements there between that electrically connect the elements together).
- forming an element “over a substrate” can include forming the element directly on the substrate with no intermediate materials/elements therebetween, as well as forming the element indirectly on the substrate with one or more intermediate materials/elements there between.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Read Only Memory (AREA)
Abstract
Description
Claims
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP21720891.7A EP4272214A1 (en) | 2020-12-29 | 2021-03-30 | Improved architectures for storing and retrieving system data in a non-volatile memory system |
JP2023539289A JP2024501836A (en) | 2020-12-29 | 2021-03-30 | Improved architecture for storing and retrieving system data in non-volatile memory systems |
KR1020237015476A KR20230080482A (en) | 2020-12-29 | 2021-03-30 | Improved architecture for storing and retrieving system data from non-volatile memory systems |
CN202180083662.8A CN116569257A (en) | 2020-12-29 | 2021-03-30 | Improved architecture for storing and retrieving system data in a non-volatile memory system |
TW110144765A TWI803079B (en) | 2020-12-29 | 2021-12-01 | Improved architectures for storing and retrieving system data in a non-volatile memory system |
TW112114169A TW202331725A (en) | 2020-12-29 | 2021-12-01 | Improved architectures for storing and retrieving system data in a non-volatile memory system |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US202063131624P | 2020-12-29 | 2020-12-29 | |
US63/131,624 | 2020-12-29 | ||
US17/199,383 US11538532B2 (en) | 2020-12-29 | 2021-03-11 | Architectures for storing and retrieving system data in a non-volatile memory system |
US17/199,383 | 2021-03-11 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2022146465A1 true WO2022146465A1 (en) | 2022-07-07 |
Family
ID=75639979
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2021/025009 WO2022146465A1 (en) | 2020-12-29 | 2021-03-30 | Improved architectures for storing and retrieving system data in a non-volatile memory system |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2022146465A1 (en) |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4748594A (en) * | 1984-11-12 | 1988-05-31 | Nec Corporation | Integrated circuit device having a memory and majority logic |
US5029130A (en) | 1990-01-22 | 1991-07-02 | Silicon Storage Technology, Inc. | Single transistor non-valatile electrically alterable semiconductor memory device |
US20020032891A1 (en) * | 2000-09-12 | 2002-03-14 | Hitachi, Ltd. | Data processing system and data processing method |
US6687162B1 (en) * | 2002-04-19 | 2004-02-03 | Winbond Electronics Corporation | Dual reference cell for split-gate nonvolatile semiconductor memory |
US20100302833A1 (en) * | 2009-05-29 | 2010-12-02 | Elpida Memory, Inc. | Semiconductor device having nonvolatile memory element and manufacturing method thereof |
US7868375B2 (en) | 2007-08-06 | 2011-01-11 | Silicon Storage Technology, Inc. | Split gate non-volatile flash memory cell having a floating gate, control gate, select gate and an erase gate with an overhang over the floating gate, array and method of manufacturing |
US20180336139A1 (en) * | 2017-05-16 | 2018-11-22 | Sandisk Technologies Llc | Systems and methods for a highly-available memory |
-
2021
- 2021-03-30 WO PCT/US2021/025009 patent/WO2022146465A1/en active Application Filing
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4748594A (en) * | 1984-11-12 | 1988-05-31 | Nec Corporation | Integrated circuit device having a memory and majority logic |
US5029130A (en) | 1990-01-22 | 1991-07-02 | Silicon Storage Technology, Inc. | Single transistor non-valatile electrically alterable semiconductor memory device |
US20020032891A1 (en) * | 2000-09-12 | 2002-03-14 | Hitachi, Ltd. | Data processing system and data processing method |
US6687162B1 (en) * | 2002-04-19 | 2004-02-03 | Winbond Electronics Corporation | Dual reference cell for split-gate nonvolatile semiconductor memory |
US7868375B2 (en) | 2007-08-06 | 2011-01-11 | Silicon Storage Technology, Inc. | Split gate non-volatile flash memory cell having a floating gate, control gate, select gate and an erase gate with an overhang over the floating gate, array and method of manufacturing |
US20100302833A1 (en) * | 2009-05-29 | 2010-12-02 | Elpida Memory, Inc. | Semiconductor device having nonvolatile memory element and manufacturing method thereof |
US20180336139A1 (en) * | 2017-05-16 | 2018-11-22 | Sandisk Technologies Llc | Systems and methods for a highly-available memory |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10908986B2 (en) | Multi-level recovery reads for memory | |
US9959933B2 (en) | Non-volatile memory devices and methods of operating the same | |
KR101368375B1 (en) | Erased sector detection mechanisms | |
KR100992985B1 (en) | Flash storage system with write/erase abort detection mechanism | |
US7437631B2 (en) | Soft errors handling in EEPROM devices | |
US8638607B2 (en) | Disturb verify for programming memory cells | |
TWI498919B (en) | Method and apparatus for programming memory cell array | |
US8054680B2 (en) | Semiconductor device | |
TW201503138A (en) | Selection of data for redundancy calculation in three dimensional nonvolatile memory | |
TW201511024A (en) | Efficient post write read in three dimensional nonvolatile memory | |
US11538532B2 (en) | Architectures for storing and retrieving system data in a non-volatile memory system | |
US7457144B2 (en) | Memory device and method for verifying information stored in memory cells | |
WO2022146465A1 (en) | Improved architectures for storing and retrieving system data in a non-volatile memory system | |
US7986565B2 (en) | Method of erasing data in flash memory device | |
US8004890B2 (en) | Operation method of non-volatile memory | |
US7558108B2 (en) | 3-bit NROM flash and method of operating same | |
US20240168844A1 (en) | Grouping and error correction for non-volatile memory cells | |
US11960722B2 (en) | Memory device programming technique for increased bits per cell | |
US20230268015A1 (en) | Self-diagnostic smart verify algorithm in user mode to prevent unreliable acquired smart verify program voltage | |
US20230368851A1 (en) | Post-write read techniques to improve programming reliability in a memory device | |
JP2001189085A (en) | Erasing method of stored information in flash memory element | |
WO2024112355A1 (en) | Grouping and error correction for non-volatile memory cells | |
JP2023072687A (en) | Memory system, method for operating the same, and memory device | |
CN116110463A (en) | Nonvolatile memory device including multi-stack memory block and method of operating the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 21720891 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 20237015476 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 202180083662.8 Country of ref document: CN |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2023539289 Country of ref document: JP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2021720891 Country of ref document: EP Effective date: 20230731 |