WO2022052915A1 - Filter assembly and manufacturing method therefor, and electronic device - Google Patents

Filter assembly and manufacturing method therefor, and electronic device Download PDF

Info

Publication number
WO2022052915A1
WO2022052915A1 PCT/CN2021/116977 CN2021116977W WO2022052915A1 WO 2022052915 A1 WO2022052915 A1 WO 2022052915A1 CN 2021116977 W CN2021116977 W CN 2021116977W WO 2022052915 A1 WO2022052915 A1 WO 2022052915A1
Authority
WO
WIPO (PCT)
Prior art keywords
filter
layer
film layer
mask
film
Prior art date
Application number
PCT/CN2021/116977
Other languages
French (fr)
Chinese (zh)
Inventor
庞慰
黄源清
张孟伦
Original Assignee
诺思(天津)微系统有限责任公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 诺思(天津)微系统有限责任公司 filed Critical 诺思(天津)微系统有限责任公司
Publication of WO2022052915A1 publication Critical patent/WO2022052915A1/en

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H1/00Constructional details of impedance networks whose electrical mode of operation is not specified or applicable to more than one type of network
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H7/00Multiple-port networks comprising only passive electrical elements as network components
    • H03H7/01Frequency selective two-port networks
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H9/00Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
    • H03H9/15Constructional features of resonators consisting of piezoelectric or electrostrictive material
    • H03H9/205Constructional features of resonators consisting of piezoelectric or electrostrictive material having multiple resonators
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H9/00Networks comprising electromechanical or electro-acoustic devices; Electromechanical resonators
    • H03H9/46Filters
    • H03H9/54Filters comprising resonators of piezo-electric or electrostrictive material
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00Piezoelectric or electrostrictive devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N30/00Piezoelectric or electrostrictive devices
    • H10N30/01Manufacture or treatment
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10NELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10N39/00Integrated devices, or assemblies of multiple devices, comprising at least one piezoelectric, electrostrictive or magnetostrictive element covered by groups H10N30/00 – H10N35/00

Abstract

The present disclosure relates to a filter assembly and a manufacturing method therefor. The assembly comprises a substrate and multiple filters disposed on the substrate. The multiple filters include a first filter and a second filter disposed adjacent to each other in a horizontal direction. The first filter has a first stack structure formed of multiple film layers. The second filter has a second stack structure formed of multiple film layers. Thicknesses of at least two film layers in the first stack structure are different from thicknesses of corresponding film layers in the second stack structure. The present disclosure also relates to an electronic device comprising the assembly.

Description

滤波器组件及其制造方法、电子设备Filter assembly, method for manufacturing the same, and electronic device 技术领域technical field
本公开的实施例涉及半导体领域,尤其涉及一种滤波器组件及其制造方法,和一种电子设备。Embodiments of the present disclosure relate to the field of semiconductors, and in particular, to a filter assembly and a method for manufacturing the same, and an electronic device.
背景技术Background technique
随着5G通信技术的日益发展,对通信频段的要求越来越高。传统的射频滤波器受结构和性能的限制,不能满足高频通信的要求。薄膜体声波谐振器(FBAR)作为一种新型的体声波谐振器,具有体积小、质量轻、插入损耗低、频带宽以及品质因子高等优点,很好地适应了无线通信系统的更新换代,使FBAR技术成为通信领域的研究热点之一。With the increasing development of 5G communication technology, the requirements for communication frequency bands are getting higher and higher. Traditional RF filters are limited by structure and performance and cannot meet the requirements of high-frequency communication. As a new type of BAW resonator, thin-film bulk acoustic resonator (FBAR) has the advantages of small size, light weight, low insertion loss, high frequency bandwidth and high quality factor. FBAR technology has become one of the research hotspots in the field of communication.
在现有设计中,在单个基底(wafer)上设置滤波器/谐振器的频率、机电耦合系数相对固定,这限制了在单个基底上集成多种频率和机电耦合系数的器件。In existing designs, the frequency and electromechanical coupling coefficient of the filter/resonator are relatively fixed on a single wafer, which limits the integration of devices with multiple frequencies and electromechanical coupling coefficients on a single wafer.
单个基底上的滤波器/谐振器的频率、机电耦合系数相对固定,虽然可以采用剥离工艺(lift-off工艺)以及刻蚀的方式增加、减小某些膜层的厚度来进行调节,但是这些工艺过程中一般需要采用有机光刻胶来形成特定的图形,这会造成一些界面的污染与缺陷,而给后续膜层的生长带来了不良的影响,尤其是底电极以及压电层,其生长的缺陷会导致谐振器的频率、机电耦合系数以及Q值的异常掉落,这限制了在单个基底上集成多种频率的器件。The frequency and electromechanical coupling coefficient of the filter/resonator on a single substrate are relatively fixed, although the lift-off process and the etching method can be used to increase or decrease the thickness of some film layers to adjust, but these In the process, it is generally necessary to use organic photoresist to form specific patterns, which will cause some interface contamination and defects, which will adversely affect the growth of subsequent film layers, especially the bottom electrode and piezoelectric layer. Growing defects can lead to anomalous drop in frequency, electromechanical coupling coefficient, and Q of the resonator, which limits the integration of multiple frequency devices on a single substrate.
另外,虽然通过频率调节层能够在小范围内调整谐振器、滤波器的频率,但调整范围有限。In addition, although the frequency of the resonator and the filter can be adjusted in a small range through the frequency adjustment layer, the adjustment range is limited.
此外,目前的技术一般针对于某个膜层,没有可以改变几个膜层或所有膜层的方式。In addition, current technologies are generally specific to a certain film layer, and there is no way to change several or all of the film layers.
此外随着5G对滤波器频率要求越来越高,体声波谐振器的厚度方向上的薄膜厚度变得越来越薄,其横向尺寸亦变得越来越小,此时器件本身的尺寸不再是限制器件整体大小的主要因素,但是封装结构成为了限制器件尺寸的重要因素。图1A为双工器的结构示意图;图1B为TX滤波器的电路示意图;图1C为RX滤波器的电路示意图;图1D示例性示出了现有 的TX滤波器的封装结构;图1E示例性示出了现有的RX滤波器的封装结构。在现有封装结构中,如图1D和1E所示,为了封装并保证密闭性及使用的可靠性,封装环10、划片道20、密封胶30,这些结构加起来的横向尺寸大于100微米,极大的增加了滤波器的面积。In addition, as 5G requires higher and higher filter frequencies, the thickness of the film in the thickness direction of the bulk acoustic wave resonator becomes thinner and thinner, and its lateral size becomes smaller and smaller. At this time, the size of the device itself is not Then it is the main factor limiting the overall size of the device, but the package structure has become an important factor limiting the size of the device. 1A is a schematic structural diagram of a duplexer; FIG. 1B is a schematic circuit diagram of a TX filter; FIG. 1C is a schematic circuit diagram of an RX filter; FIG. 1D exemplarily shows the package structure of an existing TX filter; Figure shows the packaging structure of the existing RX filter. In the existing packaging structure, as shown in FIGS. 1D and 1E, in order to encapsulate and ensure the airtightness and reliability of use, the combined lateral dimension of the packaging ring 10, the dicing track 20, and the sealant 30 is greater than 100 microns. Greatly increases the area of the filter.
从图1D和图1E可以看到,目前一般采用各个频率的器件分别封装后再集成在同一基底的方式进行集成,这会导致最终器件尺寸的增大。It can be seen from FIG. 1D and FIG. 1E that at present, devices of various frequencies are generally packaged separately and then integrated on the same substrate for integration, which will lead to an increase in the size of the final device.
发明内容SUMMARY OF THE INVENTION
为缓解或解决现有技术中的上述问题的至少一个方面,提出本公开。The present disclosure is made to alleviate or solve at least one aspect of the above-mentioned problems in the prior art.
根据本公开的实施例的一个方面,提出了一种滤波器组件,包括:According to an aspect of the embodiments of the present disclosure, a filter assembly is proposed, comprising:
基底;base;
多个滤波器,其设置在所述基底上,所述多个滤波器包括在水平方向上彼此相邻设置的第一滤波器和第二滤波器,第一滤波器具有多个膜层形成的第一叠置结构,第二滤波器具有多个膜层形成的第二叠置结构,A plurality of filters are arranged on the substrate, the plurality of filters include a first filter and a second filter arranged adjacent to each other in the horizontal direction, and the first filter has a plurality of film layers formed. the first stacked structure, the second filter has a second stacked structure formed by a plurality of film layers,
其中:in:
第一叠置结构中的至少两个膜层的厚度不同于第二叠置结构中的对应膜层的厚度。The thicknesses of the at least two membrane layers in the first stack are different from the thicknesses of the corresponding membrane layers in the second stack.
本公开的实施例还涉及一种滤波器组件的制造方法,所述滤波器组件至少包括第一滤波器和第二滤波器,所述方法包括步骤:Embodiments of the present disclosure also relate to a method for manufacturing a filter assembly, the filter assembly including at least a first filter and a second filter, the method comprising the steps of:
提供基底;provide a base;
在基底上依次形成第一滤波器和第二滤波器的多个膜层,第一滤波器的多个膜层形成第一叠层结构,第二滤波器的多个膜层形成第二叠层结构,A plurality of film layers of the first filter and the second filter are sequentially formed on the substrate, the plurality of film layers of the first filter form a first laminated structure, and the plurality of film layers of the second filter form a second laminated structure structure,
其中:in:
所述方法包括步骤A:利用遮罩掩膜使得第一叠层结构的至少两个膜层的厚度不同于第二叠层结构的对应膜层的厚度。The method includes step A: using a mask to make thicknesses of at least two film layers of the first stacked structure different from thicknesses of corresponding film layers of the second stacked structure.
本公开的实施例也涉及一种电子设备,包括上述的滤波器组件。Embodiments of the present disclosure also relate to an electronic device including the filter assembly described above.
附图说明Description of drawings
以下描述与附图可以更好地帮助理解本公开所公布的各种实施例中的这些和其他特点、优点,图中相同的附图标记始终表示相同的部件,其中:These and other features and advantages of the various embodiments disclosed in this disclosure may be better understood by the following description and accompanying drawings, wherein like reference numerals refer to like parts throughout, wherein:
图1A为双工器的结构示意图;1A is a schematic structural diagram of a duplexer;
图1B为TX滤波器的电路示意图;1B is a schematic circuit diagram of a TX filter;
图1C为RX滤波器的电路示意图;Fig. 1C is the circuit schematic diagram of the RX filter;
图1D示例性示出了现有的TX滤波器的封装结构;FIG. 1D exemplarily shows the packaging structure of the existing TX filter;
图1E示例性示出了现有的RX滤波器的封装结构;FIG. 1E exemplarily shows the packaging structure of the existing RX filter;
图2为根据本公开的一个示例性实施例的双工器的封装结构;FIG. 2 is a package structure of a duplexer according to an exemplary embodiment of the present disclosure;
图3为根据本公开的一个示例性实施例的滤波器组件的截面示意图,其中示出了分别属于不同的滤波器的多个体声波谐振器,声学镜为声学镜空腔;3 is a schematic cross-sectional view of a filter assembly according to an exemplary embodiment of the present disclosure, wherein a plurality of BAW resonators belonging to different filters are shown, and the acoustic mirror is an acoustic mirror cavity;
图4A-4K为示例性示出图3中的组件的制造过程的截面示意图,其中示出了对应膜层被减薄的工艺过程;4A-4K are schematic cross-sectional views exemplarily illustrating a manufacturing process of the assembly in FIG. 3 , wherein a process in which the corresponding film layer is thinned is shown;
图4L-4V为示例性示出图3中的组件的制造过程的截面示意图,其中示出了一个膜层被增厚的工艺过程;Figures 4L-4V are schematic cross-sectional views exemplarily illustrating a manufacturing process of the assembly in Figure 3, wherein a process in which a film layer is thickened;
图5为根据本公开的另一个示例性实施例的滤波器组件的截面示意图,其中示出了分别属于不同的滤波器的多个体声波谐振器,声学镜为声学镜空腔;5 is a schematic cross-sectional view of a filter assembly according to another exemplary embodiment of the present disclosure, wherein a plurality of BAW resonators belonging to different filters are shown, and the acoustic mirror is an acoustic mirror cavity;
图6为图5中的两个相邻滤波器之间的部分的局部放大示意图;Fig. 6 is the partial enlarged schematic diagram of the part between two adjacent filters in Fig. 5;
图7为根据本公开的再一个示例性实施例的滤波器组件的截面示意图,其中示出了分别属于不同的滤波器的体声波谐振器,声学镜为布拉格反射层;7 is a schematic cross-sectional view of a filter assembly according to still another exemplary embodiment of the present disclosure, wherein BAW resonators belonging to different filters are shown, and the acoustic mirror is a Bragg reflection layer;
图8为根据本公开的又一个示例性实施例的滤波器组件的截面示意图,其中仅示出了两个体声波谐振器,该两个谐振器的膜层存在厚度不同;8 is a schematic cross-sectional view of a filter assembly according to yet another exemplary embodiment of the present disclosure, wherein only two bulk acoustic wave resonators are shown, and the film layers of the two resonators have different thicknesses;
图9为根据本公开的还一个示例性实施例的滤波器组件的截面示意图,其中示出了分别属于不同的滤波器的多个体声波谐振器,且相邻滤波器的相邻谐振器的压电层彼此断开;9 is a schematic cross-sectional view of a filter assembly according to still another exemplary embodiment of the present disclosure, wherein a plurality of bulk acoustic wave resonators belonging to different filters are shown, and the pressures of adjacent resonators of adjacent filters are shown The electrical layers are disconnected from each other;
图10为根据本公开的还一个示例性实施例的滤波器组件的截面示意图,其中示出了分别属于不同的滤波器的多个体声波谐振器,且相邻滤波器的相邻谐振器的膜层厚度仅仅压电层的膜层厚度不同;10 is a schematic cross-sectional view of a filter assembly according to still another exemplary embodiment of the present disclosure, wherein a plurality of bulk acoustic wave resonators belonging to different filters, respectively, and films of adjacent resonators of adjacent filters are shown The layer thickness is only different for the film thickness of the piezoelectric layer;
图11A-11D示例性示出了对相邻的两个滤波器中的一个的底电极进行减薄的工艺流程图;11A-11D exemplarily show a process flow diagram for thinning the bottom electrode of one of two adjacent filters;
图11E-11G示例性示出了对相邻的两个滤波器中的一个的底电极进 行增厚的工艺流程图;Figures 11E-11G exemplarily show a process flow diagram for thickening the bottom electrode of one of two adjacent filters;
图12A-12C示例性示出了对相邻的两个滤波器中的一个的底电极进行减薄的工艺流程图;12A-12C exemplarily show a process flow diagram for thinning the bottom electrode of one of two adjacent filters;
图13A-13C示例性示出了利用遮罩掩膜分别形成相邻的两个滤波器的底电极的工艺流程图,该两个滤波器的底电极具有不同厚度。13A-13C exemplarily show a process flow diagram of forming bottom electrodes of two adjacent filters with different thicknesses using a mask mask.
具体实施方式detailed description
下面通过实施例,并结合附图,对本公开的技术方案作进一步具体的说明。下述参照附图对本公开实施方式的说明旨在对本公开的总体公开构思进行解释,而不应当理解为对本公开的一种限制。The technical solutions of the present disclosure will be further specifically described below through the embodiments and in conjunction with the accompanying drawings. The following description of the embodiments of the present disclosure with reference to the accompanying drawings is intended to explain the general disclosed concept of the present disclosure, and should not be construed as a limitation of the present disclosure.
本公开供一种利用遮罩掩膜(shadow mask)在同一基底上设计多种频率和机电耦合系数(对应于滤波器中的谐振器)的滤波器的方法,可实现大范围调整频率和机电耦合系数的效果,不受调整范围的限制。The present disclosure provides a method for designing filters with various frequencies and electromechanical coupling coefficients (corresponding to resonators in the filter) on the same substrate using a shadow mask, which can realize wide-range adjustment of frequency and electromechanical The effect of the coupling coefficient is not limited by the adjustment range.
在本公开中,利用遮罩掩膜,可以在同一基底上自由设计多种滤波器,且具有流程简单,制备过程无污染等特点,还可实现较大的频率差。例如,利用本公开的技术方案,可以在同一基板上制备1G以下、5G、6G乃至更高频的滤波器、射频器件,最终体现为不同的滤波器、射频器件等集成在单个芯片上(SOC集成)。不同滤波器之间的对应不同的膜层厚度(如同为压电层),在具体的实施例中,膜层厚度的差距可以大于10%;不同滤波器之间的可以具有明显的频率差,在具体的实施例中,频率差可以大于10%;此外,在具体的实施例中,不同滤波器的谐振器之间的机电耦合系数差值可以超过1%(如6%和7%之间的差值)。In the present disclosure, by using the mask, a variety of filters can be freely designed on the same substrate, and the process is simple, the preparation process is pollution-free, etc., and a large frequency difference can also be realized. For example, by using the technical solution of the present disclosure, filters and radio frequency devices below 1G, 5G, 6G and even higher frequencies can be prepared on the same substrate, and finally, different filters, radio frequency devices, etc. can be integrated on a single chip (SOC integrated). Corresponding to different film thicknesses between different filters (like piezoelectric layers), in a specific embodiment, the difference in film thicknesses may be greater than 10%; there may be significant frequency differences between different filters, In specific embodiments, the frequency difference may be greater than 10%; further, in specific embodiments, the difference in electromechanical coupling coefficients between resonators of different filters may exceed 1% (eg, between 6% and 7%) difference).
在本公开中,通过利用遮罩掩膜来调节膜层的厚度,可以降低模组、多工器、多滤波器的尺寸:在同一基底上直接制备多种频率的器件可以减少封装次数,间接的减小封装结构的尺寸,并最终减小整个多工器、模组的尺寸。In the present disclosure, by using a mask to adjust the thickness of the film layer, the size of the module, multiplexer, and multi-filter can be reduced: directly preparing devices with multiple frequencies on the same substrate can reduce the number of packaging, indirectly The size of the package structure is reduced, and ultimately the size of the entire multiplexer and module is reduced.
首先,本公开的附图中的附图标记说明如下:First of all, the reference numerals in the drawings of the present disclosure are explained as follows:
101:基底,可选材料为单晶硅、氮化镓、砷化镓、蓝宝石、石英、碳化硅、金刚石等。101: Substrate, optional materials are single crystal silicon, gallium nitride, gallium arsenide, sapphire, quartz, silicon carbide, diamond, etc.
102:声学镜,可为空腔,也可采用布拉格反射层及其他等效形式。102: Acoustic mirror, which can be a cavity, or a Bragg reflector and other equivalent forms.
103:底电极(包括底电极引脚),材料可选:钼、钌、金、铝、镁、 钨、铜,钛、铱、锇、铬或以上金属的复合或其合金等。103: Bottom electrode (including bottom electrode pins), optional materials: molybdenum, ruthenium, gold, aluminum, magnesium, tungsten, copper, titanium, iridium, osmium, chromium or the composite of the above metals or their alloys, etc.
112:遮罩掩膜(shadow mask),为带有特定通孔图形的掩膜版,其可以允许刻蚀气体分子、离子、等离子体等通过,使用时将遮罩掩膜与基底暂时结合(bonding),进行成膜、刻蚀等操作后,通过简单的解结合技术可以将遮罩掩膜从基底上移除。遮罩掩膜的选材十分的广阔,理论上不影响刻蚀反应的材料均可以选取,其材料可以为金属、玻璃、半导体、PCB等。112: Shadow mask, which is a mask with a specific through hole pattern, which can allow the passage of etching gas molecules, ions, plasma, etc., and temporarily combine the mask mask with the substrate when in use ( bonding), after film formation, etching and other operations, the mask mask can be removed from the substrate by a simple debonding technique. The selection of materials for the mask is very broad. In theory, any material that does not affect the etching reaction can be selected, and the material can be metal, glass, semiconductor, PCB, etc.
104:遮罩掩膜的无图形区域。104: Unpatterned areas of the mask mask.
105:遮罩掩膜的有图形区域。105: The figured area of the mask mask.
106:压电层,可以为单晶压电材料,可选的,如:单晶氮化铝、单晶氮化镓、单晶铌酸锂、单晶锆钛酸铅(PZT)、单晶铌酸钾、单晶石英薄膜、或者单晶钽酸锂等材料,也可以为多晶压电材料(与单晶相对应,非单晶材料),可选的,如多晶氮化铝、氧化锌、PZT等,还可是包含上述材料的一定原子比的稀土元素掺杂材料,例如可以是掺杂氮化铝,掺杂氮化铝至少含一种稀土元素,如钪(Sc)、钇(Y)、镁(Mg)、钛(Ti)、镧(La)、铈(Ce)、镨(Pr)、钕(Nd)、钷(Pm)、钐(Sm)、铕(Eu)、钆(Gd)、铽(Tb)、镝(Dy)、钬(Ho)、铒(Er)、铥(Tm)、镱(Yb)、镥(Lu)等。106: Piezoelectric layer, which can be a single crystal piezoelectric material, optional, such as: single crystal aluminum nitride, single crystal gallium nitride, single crystal lithium niobate, single crystal lead zirconate titanate (PZT), single crystal Potassium niobate, single crystal quartz film, or single crystal lithium tantalate and other materials can also be polycrystalline piezoelectric materials (corresponding to single crystal, non-single crystal materials), optional, such as polycrystalline aluminum nitride, Zinc oxide, PZT, etc., can also be a rare earth element doped material containing a certain atomic ratio of the above materials, for example, can be doped aluminum nitride, and doped aluminum nitride contains at least one rare earth element, such as scandium (Sc), yttrium (Y), magnesium (Mg), titanium (Ti), lanthanum (La), cerium (Ce), praseodymium (Pr), neodymium (Nd), promethium (Pm), samarium (Sm), europium (Eu), gadolinium (Gd), terbium (Tb), dysprosium (Dy), holmium (Ho), erbium (Er), thulium (Tm), ytterbium (Yb), lutetium (Lu) and the like.
107:顶电极(包括顶电极引脚),材料可选钼、钌、金、铝、镁、钨、铜,钛、铱、锇、铬或以上金属的复合或其合金等。顶电极和底电极材料一般相同,但也可以不同。107: Top electrode (including top electrode pins), the material can be selected from molybdenum, ruthenium, gold, aluminum, magnesium, tungsten, copper, titanium, iridium, osmium, chromium or a composite of the above metals or their alloys. The top and bottom electrode materials are generally the same, but can also be different.
108:质量负载层,可以选择用于形成电极的材料,其材料可以与电极相同也可以不同。108: Mass-loading layer, the material for forming the electrode may be selected, and the material may be the same as or different from that of the electrode.
109:保护层或钝化层,一般为介质材料,如二氧化硅、氮化铝、氮化硅等。109: A protective layer or a passivation layer, generally a dielectric material, such as silicon dioxide, aluminum nitride, silicon nitride, and the like.
110:牺牲层,形成牺牲层的材料可以是二氧化硅、掺杂二氧化硅等。110: Sacrificial layer, the material for forming the sacrificial layer may be silicon dioxide, doped silicon dioxide, and the like.
图2为根据本公开的一个示例性实施例的双工器的封装结构。FIG. 2 is a package structure of a duplexer according to an exemplary embodiment of the present disclosure.
如前所述,在现有封装结构中,如图1D和1E所示,为了封装并保证密闭性及使用的可靠性,封装环10、划片道20、密封胶30,这些结构加起来的横向尺寸大于100微米,极大的增加了滤波器的面积。As mentioned above, in the existing package structure, as shown in FIGS. 1D and 1E , in order to package and ensure the airtightness and reliability of use, the package ring 10 , the dicing track 20 , the sealant 30 , and the combined lateral direction of these structures The size is greater than 100 microns, which greatly increases the area of the filter.
遮罩掩膜具有制备小尺寸图形的能力,目前可以制备特征尺寸小于500nm、间距小于500nm的图形,因此可精确控制遮罩掩膜上图形的间距以及对准精度。在本公开中,通过采用遮罩掩膜工艺集成制备多滤波器,如图2所示,每个单滤波器可以节省一个单边的封装结构,这样做可以节省器件的面积;此外,基于遮罩掩膜工艺,两个滤波器之间的最小距离(对应于后面附图3中所示的距离D0)可以在5μm-100μm之间,进一步的,在5μm-50μm之间,这也有利于器件的小型化。The mask mask has the ability to prepare small-sized patterns. Currently, patterns with a feature size of less than 500 nm and a spacing of less than 500 nm can be prepared, so the spacing and alignment accuracy of the patterns on the mask can be precisely controlled. In the present disclosure, by adopting a masking process to integrate multiple filters, as shown in FIG. 2, each single filter can save a single-sided packaging structure, which can save the area of the device; in addition, based on masking In the mask mask process, the minimum distance between the two filters (corresponding to the distance D0 shown in Figure 3 later) can be between 5μm-100μm, further, between 5μm-50μm, which is also beneficial device miniaturization.
在本公开中,若没有明确排除,数值范围包括了端点,此外,如本领域技术人员能够理解的,可以采用数值范围内的中值或者三分之一或三分之二值。In this disclosure, unless expressly excluded, numerical ranges are inclusive of the endpoints, furthermore, as will be understood by those skilled in the art, the median or one-third or two-thirds of the values within the numerical range may be employed.
因此,基于图2所示的结构,例如对于双工器而言,相对于现有封装结构,其总体的尺寸(die size)变小。Therefore, based on the structure shown in FIG. 2 , for example, for a duplexer, the overall die size is reduced compared to the existing package structure.
图3为根据本公开的一个示例性实施例的滤波器组件的截面示意图,其中示出了分别属于不同的滤波器的多个体声波谐振器,声学镜为声学镜空腔。3 is a schematic cross-sectional view of a filter assembly according to an exemplary embodiment of the present disclosure, wherein a plurality of BAW resonators belonging to different filters are shown, and the acoustic mirror is an acoustic mirror cavity.
图3中的左侧示出了第一滤波器(例如TX滤波器)的两个谐振器201和204,右侧示出了第二滤波器(例如RX滤波器)的两个谐振器301和304。可以看到,在图3中,第二滤波器的谐振器的膜层的厚度小于第一滤波器的谐振器的膜层的厚度。因此,可以在同一基底上制备两个频率和/或机电耦合系数(对应于滤波器中的谐振器)不同的两个滤波器。The left side in FIG. 3 shows two resonators 201 and 204 of a first filter (eg TX filter), and the right side shows two resonators 301 and 204 of a second filter (eg RX filter) 304. It can be seen that in FIG. 3 , the thickness of the film layer of the resonator of the second filter is smaller than the thickness of the film layer of the resonator of the first filter. Thus, two filters with different frequencies and/or electromechanical coupling coefficients (corresponding to the resonators in the filter) can be fabricated on the same substrate.
需要指出的是,在本公开的权利要求中,第一和第二仅仅是用来区分或命名,并不表示在实施例中的“第一”和“第二”对权利要求中的“第一”和“第二”有限定作用。It should be pointed out that, in the claims of the present disclosure, the first and the second are only used to distinguish or name, and do not mean that the "first" and "second" in the embodiment are not the same as the "first" and "second" in the claims. "One" and "Second" are limiting.
在本公开的示例性实施例中,膜层的厚度的差别例如可以不小于10%,即厚度较薄的膜层厚度不超过厚度较大的膜层的厚度的90%。可选的,基于膜层的厚度不同,不同的滤波器的之间具有的频率之差可例如以不小于10%,即频率较小的滤波器的频率不超过频率较大的滤波器的频率的90%。可选的,还可以基于膜层的厚度不同,使得不同的滤波器的谐振器之间具有的机电耦合系数的差值可以例如不小于1%,例如一个滤波器内的谐振器的机电耦合系数为6%,而另一个为7%。In an exemplary embodiment of the present disclosure, the difference in thickness of the film layers may be, for example, not less than 10%, that is, the thickness of the thinner film layer does not exceed 90% of the thickness of the larger thickness film layer. Optionally, based on the different thicknesses of the film layers, the frequency difference between different filters may be, for example, not less than 10%, that is, the frequency of the filter with a smaller frequency does not exceed the frequency of the filter with a larger frequency. 90%. Optionally, based on the different thicknesses of the film layers, the difference between the electromechanical coupling coefficients between the resonators of different filters can be, for example, not less than 1%, for example, the electromechanical coupling coefficients of the resonators in one filter. is 6%, while the other is 7%.
需要指出的是,滤波器的膜层结构不限于底电极、压电层和顶电极形成的膜层结构,即滤波器的膜层除了可以是底电极、压电层和顶电极中的一种或几种之外,还可以是温补层、质量负载层和钝化层等中的一种或几种,换言之,可以是底电极、压电层和顶电极、温补层、质量负载层和钝化层等中的一种或几种。It should be pointed out that the film structure of the filter is not limited to the film structure formed by the bottom electrode, the piezoelectric layer and the top electrode, that is, the film layer of the filter can be one of the bottom electrode, the piezoelectric layer and the top electrode. In addition to several or more, it can also be one or more of the temperature compensation layer, the mass load layer and the passivation layer, in other words, it can be the bottom electrode, the piezoelectric layer and the top electrode, the temperature compensation layer, and the mass load layer. One or more of passivation layers, etc.
在本公开中,膜层厚度差别是指一个滤波器的某一膜层与另一滤波器的对应膜层之间的厚度差别。In the present disclosure, the film thickness difference refers to the thickness difference between a certain film layer of one filter and the corresponding film layer of another filter.
在图3中,谐振器201与谐振器304相邻,且两个谐振器的顶电极非连接端彼此断开,从而谐振器201与谐振器304之间在水平方向上存在距离D0。在本公开中,由于采用遮罩掩膜的工艺,可以精确控制遮罩掩膜上图形的间距以及对准精度,因此,该距离D0可以在5μm-200μm之间,进一步的,在5μm-100μm之间。In FIG. 3 , the resonator 201 is adjacent to the resonator 304 , and the top electrode non-connected ends of the two resonators are disconnected from each other, so that there is a distance D0 between the resonator 201 and the resonator 304 in the horizontal direction. In the present disclosure, due to the use of the mask mask process, the spacing and alignment accuracy of the patterns on the mask mask can be precisely controlled. Therefore, the distance D0 can be between 5 μm and 200 μm, and further, between 5 μm and 100 μm. between.
遮罩掩膜制备的不同厚度的膜层之间台阶的角度可以是直角(如图3所示)也可以是非直角(如图5-6所示)。如图3所示,两个滤波器的压电层彼此相接和连续,但第二滤波器的压电层的厚度小于第一滤波器的压电层的厚度,两者的压电层在相接处存在一台阶,该台阶的角度为90度的直角。图5-6中示出了该台阶的角度θ可以为锐角的情况。角度θ在0-90度之间可调,在本公开的实施例中,仅示出了压电层具有非直角的台阶,但本公开不限于此,在彼此相接的不同滤波器的对应膜层均可以存在该角度,该对应膜层可以是底电极、压电层和顶电极、温补层、质量负载层和钝化层中的一个层。The angles of the steps between the film layers of different thicknesses prepared by the mask mask can be right angles (as shown in Figure 3) or non-right angles (as shown in Figures 5-6). As shown in Figure 3, the piezoelectric layers of the two filters are connected and continuous with each other, but the thickness of the piezoelectric layer of the second filter is smaller than the thickness of the piezoelectric layer of the first filter, and the piezoelectric layers of the two filters are between There is a step at the junction, and the angle of the step is a right angle of 90 degrees. The case where the angle θ of the step can be an acute angle is shown in FIGS. 5-6 . The angle θ is adjustable between 0 and 90 degrees. In the embodiment of the present disclosure, only the piezoelectric layer is shown with non-right-angled steps, but the present disclosure is not limited to this. This angle may exist for any film layer, and the corresponding film layer may be one of a bottom electrode, a piezoelectric layer and a top electrode, a temperature compensation layer, a mass loading layer, and a passivation layer.
该角度可以通过遮罩掩膜与基底的间距来调节,遮罩掩膜距离基底越远,蚀刻气体/等离子体的侧向扩散作用越强,该角度越小;遮罩掩膜距离基底越近,蚀刻气体/等离子体的侧向扩散作用越强,该角度越大。The angle can be adjusted by the distance between the mask and the substrate. The farther the mask is from the substrate, the stronger the lateral diffusion of the etching gas/plasma and the smaller the angle; the closer the mask is to the substrate , the stronger the lateral diffusion of the etching gas/plasma, the larger the angle.
在图3、图5中,不同滤波器的相邻两个谐振器的顶电极的非连接端彼此断开,而压电层则彼此相接,但是本公开不限于此。图9为根据本公开的还一个示例性实施例的滤波器组件的截面示意图,其中示出了分别属于不同的滤波器的多个体声波谐振器,且相邻滤波器的相邻谐振器的压电层彼此断开。In FIGS. 3 and 5 , the non-connecting ends of the top electrodes of two adjacent resonators of different filters are disconnected from each other, and the piezoelectric layers are connected to each other, but the present disclosure is not limited thereto. 9 is a schematic cross-sectional view of a filter assembly according to still another exemplary embodiment of the present disclosure, wherein a plurality of bulk acoustic wave resonators belonging to different filters are shown, and the pressures of adjacent resonators of adjacent filters are shown The electrical layers are disconnected from each other.
图7为根据本公开的再一个示例性实施例的滤波器组件的截面示意 图,其中示出了分别属于不同的滤波器的体声波谐振器,声学镜为布拉格反射层。7 is a schematic cross-sectional view of a filter assembly according to yet another exemplary embodiment of the present disclosure, wherein BAW resonators belonging to different filters are shown, and the acoustic mirror is a Bragg reflection layer.
图8为根据本公开的又一个示例性实施例的滤波器组件的截面示意图,其中仅示出了两个体声波谐振器,该两个谐振器的膜层存在厚度不同。可以用在同一基底上制备不同频率、机电耦合系数(滤波器内的谐振器)的滤波器以构成其他射频器件,如振荡器等,双工器、多工器等。8 is a schematic cross-sectional view of a filter assembly according to yet another exemplary embodiment of the present disclosure, wherein only two bulk acoustic wave resonators are shown, and the film layers of the two resonators have different thicknesses. Filters with different frequencies, electromechanical coupling coefficients (resonators within the filter) can be fabricated on the same substrate to form other radio frequency devices, such as oscillators, etc., duplexers, multiplexers, and the like.
在上述的实施例中,第一滤波器的膜层与第二滤波器的膜层例如底电极、压电层和顶电极均存在厚度差,但是本公开不限于此。可以仅仅是两个膜层或一个膜层存在厚度差。图10为根据本公开的还一个示例性实施例的滤波器组件的截面示意图,其中示出了分别属于不同的滤波器的多个体声波谐振器,且相邻滤波器的相邻谐振器的膜层厚度仅仅压电层的膜层厚度不同。In the above embodiments, the film layers of the first filter and the film layers of the second filter, such as the bottom electrode, the piezoelectric layer and the top electrode, all have thickness differences, but the present disclosure is not limited thereto. There can be only two film layers or one film layer with a difference in thickness. 10 is a schematic cross-sectional view of a filter assembly according to still another exemplary embodiment of the present disclosure, wherein a plurality of bulk acoustic wave resonators belonging to different filters, respectively, and films of adjacent resonators of adjacent filters are shown The layer thicknesses differ only in the film thicknesses of the piezoelectric layers.
下面参照图4A-4K为示例性说明图3中的组件的制造过程的截面示意图,其中示出了对应膜层被减薄的工艺过程。4A-4K are cross-sectional schematic diagrams illustrating a manufacturing process of the assembly in FIG. 3 , wherein a process in which a corresponding film layer is thinned is shown.
如图4A所示,在基底101的表面上形成空腔(即声学镜空腔)后沉积牺牲材料,牺牲材料填充该空腔,接着,通过CMP(化学机械研磨)法将牺牲材料磨平直至与露出基底101的表面,位于空腔内的牺牲材料则构成牺牲层。As shown in FIG. 4A , after a cavity (ie, an acoustic mirror cavity) is formed on the surface of the substrate 101, a sacrificial material is deposited, the sacrificial material fills the cavity, and then, the sacrificial material is polished by CMP (Chemical Mechanical Polishing) method until With the exposed surface of the substrate 101, the sacrificial material in the cavity constitutes a sacrificial layer.
如图4B所示,在图4A所示的结构的上表面沉积底电极对应的金属层。As shown in FIG. 4B , a metal layer corresponding to the bottom electrode is deposited on the upper surface of the structure shown in FIG. 4A .
如图4C所示,提供遮罩掩膜,可以看到,遮罩掩膜包括具有图形的区域105以及不具有图形的区域104。如图4C所示,区域105对应于图4C中的右侧部分的滤波器,而区域104则对应于图4C中的左侧部分的滤波器。基于该区域105,通过粒子束、等离子体或气体刻蚀剂,刻蚀或移除部分的用于底电极的金属层,如图4C所示,右侧的用于底电极的金属层被减薄。使用时将遮罩掩膜与基底暂时结合(bonding),进行成膜、刻蚀等操作后,通过简单的解结合技术可以将遮罩掩膜从基底上移除。As shown in FIG. 4C, a mask mask is provided, and it can be seen that the mask mask includes an area 105 with a pattern and an area 104 without a pattern. As shown in FIG. 4C, area 105 corresponds to the filter of the right part of FIG. 4C, while area 104 corresponds to the filter of the left part of FIG. 4C. Based on this region 105, a part of the metal layer for the bottom electrode is etched or removed by particle beam, plasma or gas etchant, as shown in FIG. 4C, the metal layer for the bottom electrode on the right is reduced Thin. When in use, the mask is temporarily bonded with the substrate, and after operations such as film formation and etching, the mask can be removed from the substrate by a simple debonding technique.
如图4D所示,对图4C所形成的用于底电极的金属层进一步图形化,以形成对应于每一个滤波器的底电极103。As shown in FIG. 4D, the metal layer for the bottom electrode formed in FIG. 4C is further patterned to form the bottom electrode 103 corresponding to each filter.
如图4E所示,在图4D的结构的上表面沉积压电层106。As shown in Figure 4E, a piezoelectric layer 106 is deposited on the upper surface of the structure of Figure 4D.
如图4F所示,提供遮罩掩膜,可以看到,遮罩掩膜包括具有图形的区域105以及不具有图形的区域104。如图4F所示,区域105对应于图4F中的右侧部分的滤波器,而区域104则对应于图4F中的左侧部分的滤波器。基于该区域105,通过粒子束、等离子体或气体刻蚀剂,刻蚀或移除部分的压电层,如图4F所示,右侧的压电层被减薄。使用时将遮罩掩膜与基底暂时结合(bonding),进行成膜、刻蚀等操作后,通过简单的解结合技术可以将遮罩掩膜从基底上移除。As shown in FIG. 4F, a mask mask is provided, and it can be seen that the mask mask includes an area 105 with a pattern and an area 104 without a pattern. As shown in FIG. 4F, area 105 corresponds to the filter of the right part of FIG. 4F, while area 104 corresponds to the filter of the left part of FIG. 4F. Based on this region 105, part of the piezoelectric layer is etched or removed by particle beam, plasma or gas etchant, as shown in FIG. 4F, the piezoelectric layer on the right is thinned. When in use, the mask is temporarily bonded with the substrate, and after operations such as film formation and etching, the mask can be removed from the substrate by a simple debonding technique.
如图4G所示,在图4F的结构的上表面沉积顶电极107对应的金属层。As shown in FIG. 4G , a metal layer corresponding to the top electrode 107 is deposited on the upper surface of the structure of FIG. 4F .
如图4H所示,提供遮罩掩膜,可以看到,遮罩掩膜包括具有图形的区域105以及不具有图形的区域104。如图4H所示,区域105对应于图4H中的右侧部分的滤波器,而区域104则对应于图4H中的左侧部分的滤波器。基于该区域105,通过粒子束、等离子体或气体刻蚀剂,刻蚀或移除部分的顶电极对应的金属层,如图4H所示,右侧的金属层被减薄。使用时将遮罩掩膜与基底暂时结合(bonding),进行成膜、刻蚀等操作后,通过简单的解结合技术可以将遮罩掩膜从基底上移除。As shown in FIG. 4H, a mask mask is provided, and it can be seen that the mask mask includes an area 105 with a pattern and an area 104 without a pattern. As shown in FIG. 4H, area 105 corresponds to the filter of the right part of FIG. 4H, while area 104 corresponds to the filter of the left part of FIG. 4H. Based on this region 105, a part of the metal layer corresponding to the top electrode is etched or removed by particle beam, plasma or gas etchant, as shown in FIG. 4H, the metal layer on the right is thinned. When in use, the mask is temporarily bonded with the substrate, and after operations such as film formation and etching, the mask can be removed from the substrate by a simple debonding technique.
如图4I所示,在图4H所示的结构的表面制作质量负载层108以及钝化层109。As shown in FIG. 4I , a mass loading layer 108 and a passivation layer 109 are formed on the surface of the structure shown in FIG. 4H .
如图4J所示,刻蚀顶电极对应的金属层(从而相应的刻蚀了钝化层(如有)和质量负载层(如有)),以形成顶电极107。如图4J所示,两个滤波器的相邻谐振器的顶电极的非连接端彼此断开。在图4J所示的步骤中,还释放了声学镜空腔内的牺牲层。As shown in FIG. 4J , the metal layer corresponding to the top electrode is etched (thereby the passivation layer (if any) and the mass loading layer (if any) are correspondingly etched) to form the top electrode 107 . As shown in Fig. 4J, the non-connected ends of the top electrodes of adjacent resonators of the two filters are disconnected from each other. In the step shown in Figure 4J, the sacrificial layer within the cavity of the acoustic mirror is also released.
如图4K所示,提供遮罩掩膜,可以看到,遮罩掩膜包括具有图形的区域105以及不具有图形的区域104。如图4K所示,区域105对应于图4K的右侧部分的滤波器,而区域104则对应于图4K的左侧部分的滤波器。基于该区域105,通过粒子束、等离子体或气体刻蚀剂,刻蚀或移除部分的钝化层,如图4K的右侧部分所示,右侧的钝化层被减薄。使用时将遮罩掩膜与基底暂时结合(bonding),进行成膜、刻蚀等操作后,通过简单的解结合技术可以将遮罩掩膜从基底上移除。As shown in FIG. 4K, a mask mask is provided, and it can be seen that the mask mask includes an area 105 with a pattern and an area 104 without a pattern. As shown in FIG. 4K, area 105 corresponds to the filter of the right part of FIG. 4K, while area 104 corresponds to the filter of the left part of FIG. 4K. Based on this region 105, a portion of the passivation layer is etched or removed by particle beam, plasma or gas etchant, as shown in the right part of Figure 4K, where the passivation layer on the right is thinned. When in use, the mask is temporarily bonded with the substrate, and after operations such as film formation and etching, the mask can be removed from the substrate by a simple debonding technique.
在图4K中,可以对两个滤波器的钝化层分别使用遮罩掩膜执行减薄 工艺以调整滤波器的频率。In Figure 4K, a thinning process can be performed on the passivation layers of the two filters, respectively, using a mask mask to adjust the frequency of the filters.
在同一基底上直接制备多种频率的器件可以减少封装次数,如图2所示,间接的减小封装结构的尺寸,并最终减小整个多工器、模组的尺寸,因此在单个基底直接制备多频率的器件对减小器件尺寸也有着重要的作用。Directly preparing devices with multiple frequencies on the same substrate can reduce the number of packaging. As shown in Figure 2, the size of the packaging structure is indirectly reduced, and ultimately the size of the entire multiplexer and module is reduced. Therefore, directly on a single substrate The fabrication of multi-frequency devices also plays an important role in reducing device size.
对膜层进行减薄的工艺不限于以上示例中提到的在膜层形成之后对膜层减薄的方法,还可以采用其他的步骤。下面以形成减薄的底电极为例说明将膜层减薄的另外方法。The process of thinning the film layer is not limited to the method of thinning the film layer after the film layer is formed as mentioned in the above examples, and other steps may also be used. Another method of thinning the film layer is described below by taking the formation of the thinned bottom electrode as an example.
图11A-11D示例性示出了对相邻的两个滤波器中的一个的底电极进行减薄的工艺流程图。11A-11D illustrate a process flow diagram for thinning the bottom electrode of one of two adjacent filters.
如图11A所示,在基底101上形成一层底电极用的金属层。As shown in FIG. 11A , a metal layer for the bottom electrode is formed on the substrate 101 .
如图11B所示,利用遮罩掩膜移除在右侧的金属层而保留在左侧的金属层。As shown in FIG. 11B , the metal layer on the right side is removed using a mask and the metal layer on the left side is left.
如图11C所示,在图11B所示的结构上沉积用于底电极的金属层,最终形成的左侧的底电极的金属层的膜厚大于右侧的底电极的金属层的膜厚。As shown in FIG. 11C , a metal layer for the bottom electrode is deposited on the structure shown in FIG. 11B , and the thickness of the metal layer of the bottom electrode on the left is finally larger than that of the bottom electrode on the right.
如图11D所示,对图11C所形成的用于底电极的金属层图形化,以形成每一个滤波器中的底电极103。As shown in FIG. 11D, the metal layer for the bottom electrode formed in FIG. 11C is patterned to form the bottom electrode 103 in each filter.
图12A-12C示例性示出了对相邻的两个滤波器中的一个的底电极进行减薄的工艺流程图。12A-12C exemplarily show a process flow diagram for thinning the bottom electrode of one of two adjacent filters.
如图12A所示,在基底101上形成一层底电极用的金属层。As shown in FIG. 12A , a metal layer for the bottom electrode is formed on the substrate 101 .
如图12B所示,对金属层图形化。As shown in Figure 12B, the metal layer is patterned.
如图12C所示,利用遮罩掩膜减薄在右侧的图形化的金属层,以形成每个滤波器中的底电极103。As shown in Figure 12C, the patterned metal layer on the right is thinned using a mask mask to form the bottom electrode 103 in each filter.
上述对于底电极的形成方法或减薄方法也适用于滤波器的其他膜层,这里不再赘述。The above-mentioned formation method or thinning method of the bottom electrode is also applicable to other film layers of the filter, and will not be repeated here.
下面参照图4L-4V为示例性示出图3中的组件的制造过程的截面示意图,其中示出了一个膜层被增厚的工艺过程。Referring below to FIGS. 4L-4V are schematic cross-sectional views exemplarily illustrating a manufacturing process of the assembly in FIG. 3 , wherein a process in which a film layer is thickened is shown.
如图4L所示,在基底101的表面上形成空腔(即声学镜空腔)后沉积牺牲材料,牺牲材料填充该空腔,接着,通过CMP(化学机械研磨)法 将牺牲材料磨平直至与露出基底101的表面,位于空腔内的牺牲材料则构成牺牲层。As shown in FIG. 4L, after forming a cavity (ie, an acoustic mirror cavity) on the surface of the substrate 101, a sacrificial material is deposited, the sacrificial material fills the cavity, and then, the sacrificial material is polished by CMP (Chemical Mechanical Polishing) method until With the exposed surface of the substrate 101, the sacrificial material in the cavity constitutes a sacrificial layer.
如图4M所示,在图4L所示的结构的上表面沉积底电极对应的金属层。As shown in FIG. 4M, a metal layer corresponding to the bottom electrode is deposited on the upper surface of the structure shown in FIG. 4L.
如图4N所示,提供遮罩掩膜,可以看到,遮罩掩膜包括具有图形的区域105以及不具有图形的区域104。如图4N所示,区域105对应于图4N中的左侧部分的滤波器,而区域104则对应于图4N中的右侧部分的滤波器。基于该区域105,可以在图4M的金属层上再沉积一层金属,如图4N所示,右侧的用于底电极的金属层的厚度小于左侧的用于底电极的金属层的厚度。使用时将遮罩掩膜与基底暂时结合(bonding),进行成膜、刻蚀等操作后,通过简单的解结合技术可以将遮罩掩膜从基底上移除。As shown in FIG. 4N, a mask mask is provided, and it can be seen that the mask mask includes an area 105 with a pattern and an area 104 without a pattern. As shown in FIG. 4N, area 105 corresponds to the filter of the left part of FIG. 4N, while area 104 corresponds to the filter of the right part of FIG. 4N. Based on the region 105, a further layer of metal can be deposited on the metal layer of FIG. 4M, as shown in FIG. 4N, the thickness of the metal layer for the bottom electrode on the right is smaller than the thickness of the metal layer for the bottom electrode on the left . When in use, the mask mask is temporarily bonded with the substrate, and after operations such as film formation and etching, the mask mask can be removed from the substrate through a simple debonding technique.
如图4O所示,对图4N所形成的用于底电极的金属层进一步图形化,以形成对应于每一个滤波器中的底电极103。As shown in FIG. 4O, the metal layer for the bottom electrode formed in FIG. 4N is further patterned to form the bottom electrode 103 corresponding to each filter.
如图4P所示,在图4O的结构的上表面沉积压电层106。As shown in Figure 4P, a piezoelectric layer 106 is deposited on the upper surface of the structure of Figure 4O.
如图4Q所示,提供遮罩掩膜,可以看到,遮罩掩膜包括具有图形的区域105以及不具有图形的区域104。如图4Q所示,区域105对应于图4Q中的左侧部分的滤波器,而区域104则对应于图4Q中的右侧部分的滤波器。基于该区域105,可以在图4P形成的压电层上沉积另外的压电层,如图4Q所示,右侧的压电层的厚度小于左侧的压电层的厚度。使用时将遮罩掩膜与基底暂时结合(bonding),进行成膜、刻蚀等操作后,通过简单的解结合技术可以将遮罩掩膜从基底上移除。As shown in FIG. 4Q, a mask mask is provided, and it can be seen that the mask mask includes an area 105 with a pattern and an area 104 without a pattern. As shown in FIG. 4Q, area 105 corresponds to the filter of the left part of FIG. 4Q, while area 104 corresponds to the filter of the right part of FIG. 4Q. Based on this region 105, additional piezoelectric layers may be deposited on the piezoelectric layer formed in FIG. 4P, as shown in FIG. 4Q, the thickness of the piezoelectric layer on the right is less than the thickness of the piezoelectric layer on the left. When in use, the mask is temporarily bonded with the substrate, and after operations such as film formation and etching, the mask can be removed from the substrate by a simple debonding technique.
如图4R所示,在图4Q的结构的上表面沉积顶电极107对应的金属层。As shown in FIG. 4R, a metal layer corresponding to the top electrode 107 is deposited on the upper surface of the structure of FIG. 4Q.
如图4S所示,提供遮罩掩膜,可以看到,遮罩掩膜包括具有图形的区域105以及不具有图形的区域104。如图4S所示,区域105对应于图4S中的左侧部分的滤波器,而区域104则对应于图4S中的右侧部分的滤波器。基于该区域105,可以在图4R形成的顶电极上再沉积一层金属层,如图4S所示,右侧的金属层(顶电极)的厚度小于左侧的金属层(顶电极)的厚度。使用时将遮罩掩膜与基底暂时结合(bonding),进行成膜、刻蚀等操作后,通过简单的解结合技术可以将遮罩掩膜从基底上移除。As shown in FIG. 4S, a mask mask is provided, and it can be seen that the mask mask includes an area 105 with a pattern and an area 104 without a pattern. As shown in FIG. 4S, area 105 corresponds to the filter of the left part of FIG. 4S, and area 104 corresponds to the filter of the right part of FIG. 4S. Based on the region 105, a further metal layer can be deposited on the top electrode formed in FIG. 4R. As shown in FIG. 4S, the thickness of the metal layer (top electrode) on the right side is smaller than the thickness of the metal layer (top electrode) on the left side. . When in use, the mask mask is temporarily bonded with the substrate, and after operations such as film formation and etching, the mask mask can be removed from the substrate through a simple debonding technique.
如图4T所示,在图4S所示的结构的表面制作质量负载层108以及钝化层109。As shown in FIG. 4T , a mass supporting layer 108 and a passivation layer 109 are formed on the surface of the structure shown in FIG. 4S .
如图4U所示,刻蚀顶电极对应的金属层(从而相应的刻蚀了钝化层(如有)和质量负载层(如有)),以形成顶电极107。如图4U所示,两个滤波器的相邻谐振器的顶电极的非连接端彼此断开。在图4U所示的步骤中,还释放了声学镜空腔内的牺牲层。As shown in FIG. 4U , the metal layer corresponding to the top electrode is etched (thereby the passivation layer (if any) and the mass loading layer (if any) are correspondingly etched) to form the top electrode 107 . As shown in FIG. 4U, the non-connected ends of the top electrodes of adjacent resonators of the two filters are disconnected from each other. In the step shown in Figure 4U, the sacrificial layer within the cavity of the acoustic mirror is also released.
如图4V所示,提供遮罩掩膜,可以看到,遮罩掩膜包括具有图形的区域105以及不具有图形的区域104。如图4V所示,区域105对应于图4V的右侧部分的滤波器,而区域104则对应于图4V的左侧部分的滤波器。基于该区域105,通过粒子束、等离子体或气体刻蚀剂,刻蚀或移除部分的钝化层,如图4V的右侧部分所示,右侧的钝化层被减薄。使用时将遮罩掩膜与基底暂时结合(bonding),进行成膜、刻蚀等操作后,通过简单的解结合技术可以将遮罩掩膜从基底上移除。As shown in FIG. 4V, a mask mask is provided, and it can be seen that the mask mask includes an area 105 with a pattern and an area 104 without a pattern. As shown in FIG. 4V, area 105 corresponds to the filter of the right part of FIG. 4V, while area 104 corresponds to the filter of the left part of FIG. 4V. Based on this region 105, a portion of the passivation layer is etched or removed by particle beam, plasma or gas etchant, as shown in the right part of FIG. 4V, the passivation layer on the right is thinned. When in use, the mask mask is temporarily bonded with the substrate, and after operations such as film formation and etching, the mask mask can be removed from the substrate through a simple debonding technique.
在图4V中,可以对两个滤波器的钝化层分别使用遮罩掩膜执行减薄工艺以调整滤波器的频率。In FIG. 4V, a thinning process may be performed on the passivation layers of the two filters, respectively, using a mask mask to adjust the frequency of the filters.
在同一基底上直接制备多种频率的器件可以减少封装次数,如图2所示,间接的减小封装结构的尺寸,并最终减小整个多工器、模组的尺寸,因此在单个基底直接制备多频率的器件对减小器件尺寸也有着重要的作用。Directly preparing devices with multiple frequencies on the same substrate can reduce the number of packaging. As shown in Figure 2, the size of the packaging structure is indirectly reduced, and ultimately the size of the entire multiplexer and module is reduced. Therefore, directly on a single substrate The fabrication of multi-frequency devices also plays an important role in reducing device size.
对膜层进行减薄的工艺不限于以上示例中提到的在膜层形成之后对膜层减薄的方法,还可以采用其他的步骤。下面以形成减薄的底电极为例说明将膜层减薄的另外方法。The process of thinning the film layer is not limited to the method of thinning the film layer after the film layer is formed as mentioned in the above examples, and other steps may also be used. Another method of thinning the film layer is described below by taking the formation of the thinned bottom electrode as an example.
图11A-11D示例性示出了对相邻的两个滤波器中的一个的底电极进行减薄的工艺流程图。11A-11D illustrate a process flow diagram for thinning the bottom electrode of one of two adjacent filters.
如图11A所示,在基底101上形成一层底电极用的金属层。As shown in FIG. 11A , a metal layer for the bottom electrode is formed on the substrate 101 .
如图11B所示,利用遮罩掩膜移除在右侧的金属层而保留在左侧的金属层。As shown in FIG. 11B , the metal layer on the right side is removed using a mask and the metal layer on the left side is left.
如图11C所示,在图11B所示的结构上沉积用于底电极的金属层,最终形成的左侧的底电极的金属层的膜厚大于右侧的底电极的金属层的膜厚。As shown in FIG. 11C , a metal layer for the bottom electrode is deposited on the structure shown in FIG. 11B , and the thickness of the metal layer of the bottom electrode on the left is finally larger than that of the bottom electrode on the right.
如图11D所示,对图11C所形成的用于底电极的金属层图形化,以形成每一个滤波器中的底电极103。As shown in FIG. 11D, the metal layer for the bottom electrode formed in FIG. 11C is patterned to form the bottom electrode 103 in each filter.
图12A-12C示例性示出了对相邻的两个滤波器中的一个的底电极进行减薄的工艺流程图。12A-12C exemplarily show a process flow diagram for thinning the bottom electrode of one of two adjacent filters.
如图12A所示,在基底101上形成一层底电极用的金属层。As shown in FIG. 12A , a metal layer for the bottom electrode is formed on the substrate 101 .
如图12B所示,对金属层图形化。As shown in Figure 12B, the metal layer is patterned.
如图12C所示,利用遮罩掩膜减薄在右侧的图形化的金属层,以形成每个滤波器中的底电极103。As shown in Figure 12C, the patterned metal layer on the right is thinned using a mask mask to form the bottom electrode 103 in each filter.
上述对于底电极的形成方法或减薄方法也适用于滤波器的其他膜层,这里不再赘述。The above-mentioned formation method or thinning method of the bottom electrode is also applicable to other film layers of the filter, and will not be repeated here.
图11E-11G示例性示出了对相邻的两个滤波器中的一个的底电极进行增厚的工艺流程图。11E-11G exemplarily show a process flow diagram for thickening the bottom electrode of one of two adjacent filters.
如图11E所示,利用遮罩掩膜在基底101上仅在一个滤波器对应的部分形成一层底电极用的金属层。As shown in FIG. 11E , a metal layer for the bottom electrode is formed on the substrate 101 only on a portion corresponding to one filter by using a mask.
如图11F所示,移除了遮罩掩膜之后在图11E所示的结构上再沉积一层金属层,最终形成的左侧的底电极的金属层的膜厚大于右侧的底电极的金属层的膜厚。As shown in FIG. 11F , after removing the mask, a metal layer is deposited on the structure shown in FIG. 11E , and the thickness of the metal layer of the bottom electrode on the left is finally larger than that of the bottom electrode on the right. The film thickness of the metal layer.
如图11G所示,对图11F所形成的用于底电极的金属层图形化,以形成每一个滤波器的底电极103。As shown in FIG. 11G, the metal layer for the bottom electrode formed in FIG. 11F is patterned to form the bottom electrode 103 of each filter.
图13A-13C示例性示出了利用遮罩掩膜分别形成相邻的两个滤波器的底电极的工艺流程图,该两个滤波器的底电极具有不同厚度。13A-13C exemplarily show a process flow diagram of forming bottom electrodes of two adjacent filters with different thicknesses using a mask mask.
如图13A所示,利用遮罩掩膜在基底101上仅在一个滤波器对应的部分形成一层底电极用的金属层。As shown in FIG. 13A , a metal layer for the bottom electrode is formed on the substrate 101 only on a portion corresponding to one filter by using a mask.
如图13B所示,利用遮罩掩膜在基底101上仅在另一个滤波器对应的部分形成一层底电极用的金属层。如图13B所示,左侧的金属层的厚度大于右侧的金属层的厚度。As shown in FIG. 13B , a metal layer for the bottom electrode is formed on the substrate 101 only on the part corresponding to the other filter by using a mask. As shown in FIG. 13B , the thickness of the metal layer on the left side is larger than that of the metal layer on the right side.
如图13C所示,对图13B所形成的用于底电极的金属层图形化,以形成每一个滤波器中的底电极103。As shown in FIG. 13C, the metal layer for the bottom electrode formed in FIG. 13B is patterned to form the bottom electrode 103 in each filter.
基于以上,本公开提出了如下技术方案:Based on the above, the present disclosure proposes the following technical solutions:
1、一种滤波器组件,包括:1. A filter assembly comprising:
基底;base;
多个滤波器,其设置在所述基底上,所述多个滤波器包括在水平方向上彼此相邻设置的第一滤波器和第二滤波器,第一滤波器具有多个膜层形成的第一叠置结构,第二滤波器具有多个膜层形成的第二叠置结构,A plurality of filters are arranged on the substrate, the plurality of filters include a first filter and a second filter arranged adjacent to each other in the horizontal direction, and the first filter has a plurality of film layers formed. the first stacked structure, the second filter has a second stacked structure formed by a plurality of film layers,
其中:in:
第一叠置结构中的至少两个膜层的厚度不同于第二叠置结构中的对应膜层的厚度。The thicknesses of the at least two membrane layers in the first stack are different from the thicknesses of the corresponding membrane layers in the second stack.
2、根据1所述的组件,其中:2. The assembly of 1, wherein:
第一滤波器与第二滤波器之间在水平方向上的距离在5μm-200μm的范围内。The distance in the horizontal direction between the first filter and the second filter is in the range of 5 μm-200 μm.
3、根据1所述的组件,其中:3. The assembly according to 1, wherein:
第一叠置结构的多个膜层包括叠置的第一底电极、第一压电层和第一顶电极,第二叠置结构的多个膜层包括叠置的第二底电极、第二压电层和第二顶电极;The multiple membrane layers of the first stacked structure include a stacked first bottom electrode, a first piezoelectric layer and a first top electrode, and the multiple membrane layers of the second stacked structure include a stacked second bottom electrode, a first piezoelectric layer, and a second stacked structure. two piezoelectric layers and a second top electrode;
第一底电极、第一压电层和第一顶电极中至少两个膜层的厚度不同于第二底电极、第二压电层和第二顶电极中的对应膜层的厚度。The thicknesses of at least two of the first bottom electrode, the first piezoelectric layer and the first top electrode are different from the thicknesses of the corresponding ones of the second bottom electrode, the second piezoelectric layer and the second top electrode.
4、根据3所述的组件,其中:4. The assembly of 3, wherein:
第一底电极、第一压电层和第一顶电极中至少两个膜层的厚度大于第二底电极、第二压电层和第二顶电极中对应膜层的厚度的至少10%。The thickness of at least two of the first bottom electrode, the first piezoelectric layer and the first top electrode is greater than at least 10% of the thickness of the corresponding one of the second bottom electrode, the second piezoelectric layer and the second top electrode.
5、根据1所述的组件,其中:5. The assembly of 1, wherein:
第一叠置结构的多个膜层包括叠置的第一底电极、第一压电层和第一顶电极,以及包括第一温补层、第一质量负载层和第一钝化层中的至少一层,第二叠置结构的多个膜层包括叠置的第二底电极、第二压电层和第二顶电极,以及包括第二温补层、第二质量负载层、第二钝化层中的至少一层。The plurality of film layers of the first stacked structure include a stacked first bottom electrode, a first piezoelectric layer, and a first top electrode, and include a first temperature compensation layer, a first mass loading layer, and a first passivation layer. At least one layer, the plurality of film layers of the second stacked structure include a stacked second bottom electrode, a second piezoelectric layer and a second top electrode, and include a second temperature compensation layer, a second mass load layer, a second at least one of the two passivation layers.
6、根据1所述的组件,其中:6. The assembly of 1, wherein:
所述第一滤波器的频率与所述第二滤波器的频率相差超过10%;和/或the frequency of the first filter differs from the frequency of the second filter by more than 10%; and/or
所述第一滤波器内的谐振器的机电耦合系数与所述第二滤波器内的谐振器的机电耦合系数之间的差值不小于1%。The difference between the electromechanical coupling coefficient of the resonator in the first filter and the electromechanical coupling coefficient of the resonator in the second filter is not less than 1%.
7、根据1所述的组件,其中:7. The assembly of 1, wherein:
第一滤波器的膜层与第二滤波器的对应膜层相接且两者之间存在台阶部,所述台阶部形成的角度在0-90°的范围内;或者The film layer of the first filter is in contact with the corresponding film layer of the second filter and there is a step portion therebetween, and the angle formed by the step portion is in the range of 0-90°; or
所述第一滤波器的膜层与第二滤波器的对应膜层均在水平方向上断开,或者所述第一滤波器的膜层与第二滤波器的对应膜层除了压电层之外均在水平方向上断开。The film layer of the first filter and the corresponding film layer of the second filter are both disconnected in the horizontal direction, or the film layer of the first filter and the corresponding film layer of the second filter are separated from the piezoelectric layer. are disconnected in the horizontal direction.
8、根据1-7中任一项所述的组件,其中:8. The assembly of any one of 1-7, wherein:
第一滤波器为单个RX滤波器,第二滤波器为单个TX滤波器;且the first filter is a single RX filter and the second filter is a single TX filter; and
所述组件还包括一个围绕结构,所述一个围绕结构包括在水平方向上依次相接布置的封装环、划片道和密封胶,所述第一滤波器和第二滤波器同时布置在所述一个围绕结构内。The assembly further includes a surrounding structure, the one surrounding structure includes a packaging ring, a dicing lane and a sealant arranged in sequence in the horizontal direction, the first filter and the second filter are simultaneously arranged on the one around the structure.
9、根据8所述的组件,其中:9. The assembly of 8, wherein:
所述第一滤波器的所有谐振器的相同膜层具有相同的厚度,且所述第二滤波器的所有谐振器的相同膜层具有相同的厚度。The same film layers of all resonators of the first filter have the same thickness, and the same film layers of all resonators of the second filter have the same thickness.
10、一种滤波器组件的制造方法,所述滤波器组件至少包括第一滤波器和第二滤波器,所述方法包括步骤:10. A method for manufacturing a filter assembly comprising at least a first filter and a second filter, the method comprising the steps of:
提供基底;provide a base;
在基底上依次形成第一滤波器和第二滤波器的多个膜层,第一滤波器的多个膜层形成第一叠层结构,第二滤波器的多个膜层形成第二叠层结构,A plurality of film layers of the first filter and the second filter are sequentially formed on the substrate, the plurality of film layers of the first filter form a first laminated structure, and the plurality of film layers of the second filter form a second laminated structure structure,
其中:in:
所述方法包括步骤A:利用遮罩掩膜使得第一叠层结构的一个膜层的厚度不同于第二叠层结构的对应膜层的厚度。The method includes step A: using a mask to make the thickness of one film layer of the first stacked structure different from the thickness of the corresponding film layer of the second stacked structure.
11、根据10所述的方法,其中:11. The method according to 10, wherein:
在形成了第一叠层结构的一个膜层以及第二叠层结构的对应膜层之后,所述方法还包括利用遮罩掩膜减薄所述对应膜层的厚度。After forming one film layer of the first laminate structure and the corresponding film layer of the second laminate structure, the method further includes reducing the thickness of the corresponding film layer using a mask mask.
12、根据11所述的方法,其中:12. The method according to 11, wherein:
所述遮罩掩膜包括无图形区域以及有图形区域,所述步骤A包括:使得所述无图形区域处于对应于第一叠层结构的所述一个膜层的位置而所述有图形区域则处于对应于第二叠层结构的所述对应膜层的位置;以及从所述有图形区域刻蚀或移除所述对应膜层的一部分以减薄所述对应膜层。The mask includes a non-patterned area and a patterned area, and the step A includes: making the non-patterned area at a position corresponding to the one film layer of the first stacked structure and the patterned area at a position corresponding to the corresponding film layer of the second stacked structure; and etching or removing a portion of the corresponding film layer from the patterned area to thin the corresponding film layer.
13、根据11所述的方法,其中:13. The method of 11, wherein:
所述减薄对应膜层的厚度的减薄工艺通过利用遮罩掩膜执行;且The thinning process of reducing the thickness of the corresponding film layer is performed by using a mask mask; and
对应膜层依次基于沉积工艺、减薄工艺和图形化工艺而形成,或者依次基于沉积工艺、图形化工艺和减薄工艺而形成,或者依次基于沉积工艺、减薄工艺、沉积工艺和图形化工艺而形成。The corresponding film layers are formed based on the deposition process, the thinning process and the patterning process in sequence, or the deposition process, the patterning process and the thinning process are sequentially formed, or the deposition process, the thinning process, the deposition process and the patterning process are sequentially formed. formed.
14、根据10所述的方法,其中:14. The method of 10, wherein:
所述步骤A包括:在形成了第一叠层结构的一个膜层以及第二叠层结构的对应膜层之后,所述方法还包括利用遮罩掩膜以沉积的方式增加所述一个膜层的厚度;或者The step A includes: after forming one film layer of the first stacked structure and a corresponding film layer of the second stacked structure, the method further includes using a mask to deposit the one film layer thickness; or
所述步骤A包括:利用遮罩掩膜以沉积的方式形成所述一个膜层的一层之后,利用沉积工艺形成所述对应膜层以及在所述一层上沉积另一层以形成所述一个膜层,所述对应膜层的厚度等于所述另一层的厚度。The step A includes: after using a mask to form one layer of the one film layer by deposition, using a deposition process to form the corresponding film layer and depositing another layer on the one layer to form the One film layer, the thickness of the corresponding film layer is equal to the thickness of the other layer.
15、根据14所述的方法,其中:15. The method of 14, wherein:
所述遮罩掩膜包括无图形区域以及有图形区域,所述步骤A包括:使得所述有图形区域处于对应于第一叠层结构的所述一个膜层的位置而所述无图形区域则处于对应于第二叠层结构的所述对应膜层的位置;以及在所述有图形区域执行沉积工艺以增加所述一层膜层的厚度。The mask includes a non-patterned area and a patterned area, and the step A includes: making the patterned area at a position corresponding to the one film layer of the first stacked structure and the non-patterned area at a position corresponding to the corresponding film layer of the second stacked structure; and performing a deposition process on the patterned area to increase the thickness of the one film layer.
16、根据14所述的方法,其中:16. The method of 14, wherein:
所述增加所述一层膜层的厚度的加厚工艺通过利用遮罩掩膜执行;且the thickening process of increasing the thickness of the one film layer is performed by using a mask; and
所述一个膜层依次基于沉积工艺、加厚工艺和图形化工艺而形成,或者依次基于加厚工艺、沉积工艺、图形化工艺而形成。The one film layer is formed based on the deposition process, the thickening process and the patterning process in sequence, or is formed based on the thickening process, the deposition process and the patterning process in sequence.
17、根据10所述的方法,其中:17. The method of 10, wherein:
所述步骤A包括:利用遮罩掩膜以沉积的方式分别形成所述一个膜层和所述对应膜层,所述一个膜层的厚度不同于所述对应膜层的厚度。The step A includes: forming the one film layer and the corresponding film layer in a deposition manner using a mask, and the thickness of the one film layer is different from the thickness of the corresponding film layer.
18、根据17所述的方法,其中:18. The method of 17, wherein:
所述遮罩掩膜包括无图形区域以及有图形区域,所述步骤A包括:在形成所述一个膜层时,使得所述有图形区域处于对应于第一叠层结构的所述一个膜层的位置,而所述无图形区域则处于对应于第二叠层结构的所述对应膜层的位置;以及在形成所述对应膜层时,使得所述有图形区域处于对应于第二叠层结构的所述对应膜层的位置,而所述无图形区域则处于对 应于第一叠层结构的所述一个膜层的位置。The mask includes a non-patterned area and a patterned area, and the step A includes: when forming the one film layer, making the patterned area in the one film layer corresponding to the first stacked structure position, and the non-patterned area is in a position corresponding to the corresponding film layer of the second laminated structure; and when the corresponding film layer is formed, the patterned area is located in a position corresponding to the second laminated structure The position of the corresponding film layer of the structure, and the non-patterned area is in a position corresponding to the one film layer of the first laminated structure.
19、根据10所述的方法,其中:19. The method of 10, wherein:
第一叠置结构的多个膜层包括叠置的第一底电极、第一压电层和第一顶电极,第二叠置结构的多个膜层包括叠置的第二底电极、第二压电层和第二顶电极;The multiple membrane layers of the first stacked structure include a stacked first bottom electrode, a first piezoelectric layer and a first top electrode, and the multiple membrane layers of the second stacked structure include a stacked second bottom electrode, a first piezoelectric layer, and a second stacked structure. two piezoelectric layers and a second top electrode;
所述步骤A包括:利用遮罩掩膜使得第一叠层结构中至少两个膜层的厚度不同于第二叠层结构中的对应膜层的厚度。The step A includes: using a mask to make the thicknesses of at least two film layers in the first stacked structure different from the thicknesses of the corresponding film layers in the second stacked structure.
20、根据10所述的方法,其中:20. The method of 10, wherein:
第一叠置结构的多个膜层包括叠置的第一底电极、第一压电层和第一顶电极,以及包括第一温补层、第一质量负载层和第一钝化层中的至少一层,第二叠置结构的多个膜层包括叠置的第二底电极、第二压电层和第二顶电极,以及包括第二温补层、第二质量负载层、第二钝化层中的至少一层;The plurality of film layers of the first stacked structure include a stacked first bottom electrode, a first piezoelectric layer, and a first top electrode, and include a first temperature compensation layer, a first mass loading layer, and a first passivation layer. At least one layer, the plurality of film layers of the second stacked structure include a stacked second bottom electrode, a second piezoelectric layer and a second top electrode, and include a second temperature compensation layer, a second mass load layer, a second at least one of the two passivation layers;
所述步骤A包括:利用遮罩掩膜使得第一叠层结构中至少两个膜层的厚度不同于第二叠层结构中的对应膜层的厚度。The step A includes: using a mask to make the thicknesses of at least two film layers in the first stacked structure different from the thicknesses of the corresponding film layers in the second stacked structure.
21、根据10-20中任一项所述的方法,其中:21. The method according to any one of 10-20, wherein:
通过步骤A,使得:所述第一滤波器的膜层厚度与第二滤波器的对应膜层厚度的厚度差不小于10%;和/或所述第一滤波器的频率与所述第二滤波器的频率相差不小于10%;和/或所述第一滤波器内的谐振器的机电耦合系数与所述第二滤波器内的谐振器的机电耦合系数之间的差值不小于1%。Through step A, make: the thickness difference between the film thickness of the first filter and the corresponding film thickness of the second filter is not less than 10%; and/or the frequency of the first filter is different from that of the second filter. The frequency difference of the filters is not less than 10%; and/or the difference between the electromechanical coupling coefficient of the resonator in the first filter and the electromechanical coupling coefficient of the resonator in the second filter is not less than 1 %.
22、根据10-20中任一项所述的方法,其中:22. The method according to any one of 10-20, wherein:
第一滤波器为单个RX滤波器,第二滤波器为单个TX滤波器;且the first filter is a single RX filter and the second filter is a single TX filter; and
所述方法还包括步骤:使用一个围绕结构封装所述组件,所述一个围绕结构包括在水平方向上依次相接布置的封装环、划片道和密封胶,所述第一滤波器和第二滤波器同时布置在所述一个围绕结构内。The method further includes the step of encapsulating the assembly with a surrounding structure comprising a packaging ring, a dicing lane and a sealant arranged in sequence in a horizontal direction, the first filter and the second filter The devices are simultaneously arranged within the one surrounding structure.
23、一种电子设备,包括根据1-9中任一项所述的滤波器组件。23. An electronic device comprising the filter assembly of any of 1-9.
这里的电子设备,包括但不限于射频前端、滤波放大模块等中间产品,以及手机、WIFI、无人机等终端产品。The electronic equipment here includes but is not limited to intermediate products such as RF front-end, filter and amplifier modules, and terminal products such as mobile phones, WIFI, and drones.
尽管已经示出和描述了本公开的实施例,对于本领域的普通技术人 员而言,可以理解在不脱离本公开的原理和精神的情况下可以对这些实施例进行变化,本公开的范围由所附权利要求及其等同物限定。Although embodiments of the present disclosure have been shown and described, it will be understood by those skilled in the art that changes may be made to these embodiments without departing from the principles and spirit of the present disclosure, the scope of which is determined by It is defined by the appended claims and their equivalents.

Claims (23)

  1. 一种滤波器组件,包括:A filter assembly comprising:
    基底;base;
    多个滤波器,其设置在所述基底上,所述多个滤波器包括在水平方向上彼此相邻设置的第一滤波器和第二滤波器,第一滤波器具有多个膜层形成的第一叠置结构,第二滤波器具有多个膜层形成的第二叠置结构,A plurality of filters are arranged on the substrate, the plurality of filters include a first filter and a second filter arranged adjacent to each other in the horizontal direction, and the first filter has a plurality of film layers formed. the first stacked structure, the second filter has a second stacked structure formed by a plurality of film layers,
    其中:in:
    第一叠置结构中的至少两个膜层的厚度不同于第二叠置结构中的对应膜层的厚度。The thicknesses of the at least two membrane layers in the first stack are different from the thicknesses of the corresponding membrane layers in the second stack.
  2. 根据权利要求1所述的组件,其中:The assembly of claim 1, wherein:
    第一滤波器与第二滤波器之间在水平方向上的距离在5μm-200μm的范围内。The distance in the horizontal direction between the first filter and the second filter is in the range of 5 μm-200 μm.
  3. 根据权利要求1所述的组件,其中:The assembly of claim 1, wherein:
    第一叠置结构的多个膜层包括叠置的第一底电极、第一压电层和第一顶电极,第二叠置结构的多个膜层包括叠置的第二底电极、第二压电层和第二顶电极;The multiple membrane layers of the first stacked structure include a stacked first bottom electrode, a first piezoelectric layer and a first top electrode, and the multiple membrane layers of the second stacked structure include a stacked second bottom electrode, a first piezoelectric layer, and a second stacked structure. two piezoelectric layers and a second top electrode;
    第一底电极、第一压电层和第一顶电极中至少两个膜层的厚度不同于第二底电极、第二压电层和第二顶电极中的对应膜层的厚度。The thicknesses of at least two of the first bottom electrode, the first piezoelectric layer and the first top electrode are different from the thicknesses of the corresponding ones of the second bottom electrode, the second piezoelectric layer and the second top electrode.
  4. 根据权利要求3所述的组件,其中:The assembly of claim 3, wherein:
    第一底电极、第一压电层和第一顶电极中至少两个膜层的厚度大于第二底电极、第二压电层和第二顶电极中对应膜层的厚度的至少10%。The thickness of at least two of the first bottom electrode, the first piezoelectric layer and the first top electrode is greater than at least 10% of the thickness of the corresponding one of the second bottom electrode, the second piezoelectric layer and the second top electrode.
  5. 根据权利要求1所述的组件,其中:The assembly of claim 1, wherein:
    第一叠置结构的多个膜层包括叠置的第一底电极、第一压电层和第一顶电极,以及包括第一温补层、第一质量负载层和第一钝化层中的至少一层,第二叠置结构的多个膜层包括叠置的第二底电极、第二压电层和第二顶电极,以及包括第二温补层、第二质量负载层、第二钝化层中的至少一层。The plurality of film layers of the first stacked structure include a stacked first bottom electrode, a first piezoelectric layer, and a first top electrode, and include a first temperature compensation layer, a first mass loading layer, and a first passivation layer. At least one layer, the plurality of film layers of the second stacked structure include a stacked second bottom electrode, a second piezoelectric layer and a second top electrode, and include a second temperature compensation layer, a second mass load layer, a second at least one of the two passivation layers.
  6. 根据权利要求1所述的组件,其中:The assembly of claim 1, wherein:
    所述第一滤波器的频率与所述第二滤波器的频率相差超过10%;和/或the frequency of the first filter differs from the frequency of the second filter by more than 10%; and/or
    所述第一滤波器内的谐振器的机电耦合系数与所述第二滤波器内的谐振器的机电耦合系数之间的差值不小于1%。The difference between the electromechanical coupling coefficient of the resonator in the first filter and the electromechanical coupling coefficient of the resonator in the second filter is not less than 1%.
  7. 根据权利要求1所述的组件,其中:The assembly of claim 1, wherein:
    第一滤波器的膜层与第二滤波器的对应膜层相接且两者之间存在台阶部,所述台阶部形成的角度在0-90°的范围内;或者The film layer of the first filter is in contact with the corresponding film layer of the second filter and there is a step portion therebetween, and the angle formed by the step portion is in the range of 0-90°; or
    所述第一滤波器的膜层与第二滤波器的对应膜层均在水平方向上断开,或者所述第一滤波器的膜层与第二滤波器的对应膜层除了压电层之外均在水平方向上断开。The film layer of the first filter and the corresponding film layer of the second filter are both disconnected in the horizontal direction, or the film layer of the first filter and the corresponding film layer of the second filter are separated from the piezoelectric layer. are disconnected in the horizontal direction.
  8. 根据权利要求1-7中任一项所述的组件,其中:The assembly of any of claims 1-7, wherein:
    第一滤波器为单个RX滤波器,第二滤波器为单个TX滤波器;且the first filter is a single RX filter and the second filter is a single TX filter; and
    所述组件还包括一个围绕结构,所述一个围绕结构包括在水平方向上依次相接布置的封装环、划片道和密封胶,所述第一滤波器和第二滤波器同时布置在所述一个围绕结构内。The assembly further includes a surrounding structure, the one surrounding structure includes a packaging ring, a dicing lane and a sealant arranged in sequence in the horizontal direction, the first filter and the second filter are simultaneously arranged on the one around the structure.
  9. 根据权利要求8所述的组件,其中:The assembly of claim 8, wherein:
    所述第一滤波器的所有谐振器的相同膜层具有相同的厚度,且所述第二滤波器的所有谐振器的相同膜层具有相同的厚度。The same film layers of all resonators of the first filter have the same thickness, and the same film layers of all resonators of the second filter have the same thickness.
  10. 一种滤波器组件的制造方法,所述滤波器组件至少包括第一滤波器和第二滤波器,所述方法包括步骤:A method for manufacturing a filter assembly comprising at least a first filter and a second filter, the method comprising the steps of:
    提供基底;provide a base;
    在基底上依次形成第一滤波器和第二滤波器的多个膜层,第一滤波器的多个膜层形成第一叠层结构,第二滤波器的多个膜层形成第二叠层结构,A plurality of film layers of the first filter and the second filter are sequentially formed on the substrate, the plurality of film layers of the first filter form a first laminated structure, and the plurality of film layers of the second filter form a second laminated structure structure,
    其中:in:
    所述方法包括步骤A:利用遮罩掩膜使得第一叠层结构的一个膜层的厚度不同于第二叠层结构的对应膜层的厚度。The method includes step A: using a mask to make the thickness of one film layer of the first stacked structure different from the thickness of the corresponding film layer of the second stacked structure.
  11. 根据权利要求10所述的方法,其中:The method of claim 10, wherein:
    在形成了第一叠层结构的一个膜层以及第二叠层结构的对应膜层之后,所述方法还包括利用遮罩掩膜减薄所述对应膜层的厚度。After forming one film layer of the first laminate structure and the corresponding film layer of the second laminate structure, the method further includes reducing the thickness of the corresponding film layer using a mask mask.
  12. 根据权利要求11所述的方法,其中:The method of claim 11, wherein:
    所述遮罩掩膜包括无图形区域以及有图形区域,所述步骤A包括:使得所述无图形区域处于对应于第一叠层结构的所述一个膜层的位置而所 述有图形区域则处于对应于第二叠层结构的所述对应膜层的位置;以及从所述有图形区域刻蚀或移除所述对应膜层的一部分以减薄所述对应膜层。The mask includes a non-patterned area and a patterned area, and the step A includes: making the non-patterned area at a position corresponding to the one film layer of the first stacked structure and the patterned area at a position corresponding to the corresponding film layer of the second stacked structure; and etching or removing a portion of the corresponding film layer from the patterned area to thin the corresponding film layer.
  13. 根据权利要求11所述的方法,其中:The method of claim 11, wherein:
    所述减薄对应膜层的厚度的减薄工艺通过利用遮罩掩膜执行;且The thinning process of reducing the thickness of the corresponding film layer is performed by using a mask mask; and
    对应膜层依次基于沉积工艺、减薄工艺和图形化工艺而形成,或者依次基于沉积工艺、图形化工艺和减薄工艺而形成,或者依次基于沉积工艺、减薄工艺、沉积工艺和图形化工艺而形成。The corresponding film layers are formed based on the deposition process, the thinning process and the patterning process in sequence, or the deposition process, the patterning process and the thinning process are sequentially formed, or the deposition process, the thinning process, the deposition process and the patterning process are sequentially formed. formed.
  14. 根据权利要求10所述的方法,其中:The method of claim 10, wherein:
    所述步骤A包括:在形成了第一叠层结构的一个膜层以及第二叠层结构的对应膜层之后,所述方法还包括利用遮罩掩膜以沉积的方式增加所述一个膜层的厚度;或者The step A includes: after forming one film layer of the first stacked structure and a corresponding film layer of the second stacked structure, the method further includes using a mask to deposit the one film layer thickness; or
    所述步骤A包括:利用遮罩掩膜以沉积的方式形成所述一个膜层的一层之后,利用沉积工艺形成所述对应膜层以及在所述一层上沉积另一层以形成所述一个膜层,所述对应膜层的厚度等于所述另一层的厚度。The step A includes: after using a mask to form one layer of the one film layer by deposition, using a deposition process to form the corresponding film layer and depositing another layer on the one layer to form the One film layer, the thickness of the corresponding film layer is equal to the thickness of the other layer.
  15. 根据权利要求14所述的方法,其中:The method of claim 14, wherein:
    所述遮罩掩膜包括无图形区域以及有图形区域,所述步骤A包括:使得所述有图形区域处于对应于第一叠层结构的所述一个膜层的位置而所述无图形区域则处于对应于第二叠层结构的所述对应膜层的位置;以及在所述有图形区域执行沉积工艺以增加所述一层膜层的厚度。The mask includes a non-patterned area and a patterned area, and the step A includes: making the patterned area at a position corresponding to the one film layer of the first stacked structure and the non-patterned area at a position corresponding to the corresponding film layer of the second stacked structure; and performing a deposition process on the patterned area to increase the thickness of the one film layer.
  16. 根据权利要求14所述的方法,其中:The method of claim 14, wherein:
    所述增加所述一层膜层的厚度的加厚工艺通过利用遮罩掩膜执行;且the thickening process of increasing the thickness of the one film layer is performed by using a mask; and
    所述一个膜层依次基于沉积工艺、加厚工艺和图形化工艺而形成,或者依次基于加厚工艺、沉积工艺、图形化工艺而形成。The one film layer is formed based on the deposition process, the thickening process and the patterning process in sequence, or is formed based on the thickening process, the deposition process and the patterning process in sequence.
  17. 根据权利要求10所述的方法,其中:The method of claim 10, wherein:
    所述步骤A包括:利用遮罩掩膜以沉积的方式分别形成所述一个膜层和所述对应膜层,所述一个膜层的厚度不同于所述对应膜层的厚度。The step A includes: forming the one film layer and the corresponding film layer in a deposition manner using a mask, and the thickness of the one film layer is different from the thickness of the corresponding film layer.
  18. 根据权利要求17所述的方法,其中:The method of claim 17, wherein:
    所述遮罩掩膜包括无图形区域以及有图形区域,所述步骤A包括:在形成所述一个膜层时,使得所述有图形区域处于对应于第一叠层结构的所述一个膜层的位置,而所述无图形区域则处于对应于第二叠层结构的所述 对应膜层的位置;以及在形成所述对应膜层时,使得所述有图形区域处于对应于第二叠层结构的所述对应膜层的位置,而所述无图形区域则处于对应于第一叠层结构的所述一个膜层的位置。The mask includes a non-patterned area and a patterned area, and the step A includes: when forming the one film layer, making the patterned area in the one film layer corresponding to the first stacked structure position, and the non-patterned area is in a position corresponding to the corresponding film layer of the second laminated structure; and when the corresponding film layer is formed, the patterned area is located in a position corresponding to the second laminated structure The position of the corresponding film layer of the structure, and the non-patterned area is in a position corresponding to the one film layer of the first laminated structure.
  19. 根据权利要求10所述的方法,其中:The method of claim 10, wherein:
    第一叠置结构的多个膜层包括叠置的第一底电极、第一压电层和第一顶电极,第二叠置结构的多个膜层包括叠置的第二底电极、第二压电层和第二顶电极;The multiple membrane layers of the first stacked structure include a stacked first bottom electrode, a first piezoelectric layer and a first top electrode, and the multiple membrane layers of the second stacked structure include a stacked second bottom electrode, a first piezoelectric layer, and a second stacked structure. two piezoelectric layers and a second top electrode;
    所述步骤A包括:利用遮罩掩膜使得第一叠层结构中至少两个膜层的厚度不同于第二叠层结构中的对应膜层的厚度。The step A includes: using a mask to make the thicknesses of at least two film layers in the first stacked structure different from the thicknesses of the corresponding film layers in the second stacked structure.
  20. 根据权利要求10所述的方法,其中:The method of claim 10, wherein:
    第一叠置结构的多个膜层包括叠置的第一底电极、第一压电层和第一顶电极,以及包括第一温补层、第一质量负载层和第一钝化层中的至少一层,第二叠置结构的多个膜层包括叠置的第二底电极、第二压电层和第二顶电极,以及包括第二温补层、第二质量负载层、第二钝化层中的至少一层;The plurality of film layers of the first stacked structure include a stacked first bottom electrode, a first piezoelectric layer, and a first top electrode, and include a first temperature compensation layer, a first mass loading layer, and a first passivation layer. At least one layer, the plurality of film layers of the second stacked structure include a stacked second bottom electrode, a second piezoelectric layer and a second top electrode, and include a second temperature compensation layer, a second mass load layer, a second at least one of the two passivation layers;
    所述步骤A包括:利用遮罩掩膜使得第一叠层结构中至少两个膜层的厚度不同于第二叠层结构中的对应膜层的厚度。The step A includes: using a mask to make the thicknesses of at least two film layers in the first stacked structure different from the thicknesses of the corresponding film layers in the second stacked structure.
  21. 根据权利要求10-20中任一项所述的方法,其中:The method of any one of claims 10-20, wherein:
    通过步骤A,使得:所述第一滤波器的膜层厚度与第二滤波器的对应膜层厚度的厚度差不小于10%;和/或所述第一滤波器的频率与所述第二滤波器的频率相差不小于10%;和/或所述第一滤波器内的谐振器的机电耦合系数与所述第二滤波器内的谐振器的机电耦合系数之间的差值不小于1%。Through step A, make: the thickness difference between the film thickness of the first filter and the corresponding film thickness of the second filter is not less than 10%; and/or the frequency of the first filter is different from that of the second filter. The frequency difference of the filters is not less than 10%; and/or the difference between the electromechanical coupling coefficient of the resonator in the first filter and the electromechanical coupling coefficient of the resonator in the second filter is not less than 1 %.
  22. 根据权利要求10-20中任一项所述的方法,其中:The method of any one of claims 10-20, wherein:
    第一滤波器为单个RX滤波器,第二滤波器为单个TX滤波器;且the first filter is a single RX filter and the second filter is a single TX filter; and
    所述方法还包括步骤:使用一个围绕结构封装所述组件,所述一个围绕结构包括在水平方向上依次相接布置的封装环、划片道和密封胶,所述第一滤波器和第二滤波器同时布置在所述一个围绕结构内。The method further includes the step of encapsulating the assembly with a surrounding structure comprising a packaging ring, a dicing lane and a sealant arranged in sequence in a horizontal direction, the first filter and the second filter The devices are simultaneously arranged within the one surrounding structure.
  23. 一种电子设备,包括根据权利要求1-9中任一项所述的滤波器组件。An electronic device comprising the filter assembly of any one of claims 1-9.
PCT/CN2021/116977 2020-09-09 2021-09-07 Filter assembly and manufacturing method therefor, and electronic device WO2022052915A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202010941985.3 2020-09-09
CN202010941985.3A CN114244300A (en) 2020-09-09 2020-09-09 Filter assembly, manufacturing method thereof and electronic equipment

Publications (1)

Publication Number Publication Date
WO2022052915A1 true WO2022052915A1 (en) 2022-03-17

Family

ID=80632089

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2021/116977 WO2022052915A1 (en) 2020-09-09 2021-09-07 Filter assembly and manufacturing method therefor, and electronic device

Country Status (2)

Country Link
CN (1) CN114244300A (en)
WO (1) WO2022052915A1 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6787048B2 (en) * 2001-03-05 2004-09-07 Agilent Technologies, Inc. Method for producing thin bulk acoustic resonators (FBARs) with different frequencies on the same substrate by subtracting method and apparatus embodying the method
US20050168102A1 (en) * 2004-02-04 2005-08-04 Hitachi Media Electronics Co., Ltd. Film bulk acoustic wave resonator, film bulk acoustic wave resonator filter and method of manufacturing film bulk acoustic wave resonator
US20080290969A1 (en) * 2005-06-29 2008-11-27 Takehiko Yamakawa Piezoelectric Resonator, Piezoelectric Filter, and Duplexer and Communication Device Using the Same
US20110291207A1 (en) * 2010-05-28 2011-12-01 Avago Technologies Wireless Ip (Singapore) Pte. Ltd. Transducer devices having different frequencies based on layer thicknesses and method of fabricating the same
US20180062617A1 (en) * 2016-08-25 2018-03-01 Qualcomm Incorporated Single-chip multi-frequency film bulk acoustic-wave resonators

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6456173B1 (en) * 2001-02-15 2002-09-24 Nokia Mobile Phones Ltd. Method and system for wafer-level tuning of bulk acoustic wave resonators and filters
KR100666693B1 (en) * 2004-11-23 2007-01-11 삼성전자주식회사 Monolithic duplexer
US8680944B2 (en) * 2011-01-13 2014-03-25 Avago Technologies General Ip (Singapore) Pte. Ltd. Single-chip duplexer with isolation shield between transmit and receive filters
US9337799B2 (en) * 2012-11-02 2016-05-10 Qualcomm Mems Technologies, Inc. Selective tuning of acoustic devices

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6787048B2 (en) * 2001-03-05 2004-09-07 Agilent Technologies, Inc. Method for producing thin bulk acoustic resonators (FBARs) with different frequencies on the same substrate by subtracting method and apparatus embodying the method
US20050168102A1 (en) * 2004-02-04 2005-08-04 Hitachi Media Electronics Co., Ltd. Film bulk acoustic wave resonator, film bulk acoustic wave resonator filter and method of manufacturing film bulk acoustic wave resonator
US20080290969A1 (en) * 2005-06-29 2008-11-27 Takehiko Yamakawa Piezoelectric Resonator, Piezoelectric Filter, and Duplexer and Communication Device Using the Same
US20110291207A1 (en) * 2010-05-28 2011-12-01 Avago Technologies Wireless Ip (Singapore) Pte. Ltd. Transducer devices having different frequencies based on layer thicknesses and method of fabricating the same
US20180062617A1 (en) * 2016-08-25 2018-03-01 Qualcomm Incorporated Single-chip multi-frequency film bulk acoustic-wave resonators

Also Published As

Publication number Publication date
CN114244300A (en) 2022-03-25

Similar Documents

Publication Publication Date Title
WO2022116396A1 (en) Passive cavity type single crystal thin-film bulk acoustic resonator structure and preparation method therefor
WO2021219050A1 (en) Resonator assembly and method for manufacturing same, semiconductor device, and electronic device
CN108173525A (en) Rf-resonator and wave filter
US20110121915A1 (en) Passivation layers in acoustic resonators
KR20050066104A (en) Film bulk acoustic wave resonator and methods of the same and the package
CN108566177B (en) Radio frequency resonator and filter
CN112383286B (en) Bulk acoustic wave resonator assembly, method of manufacturing the same, filter, and electronic apparatus
WO2022028401A1 (en) Bulk acoustic resonator assembly having acoustic decoupling layer and manufacturing method, filter, and electronic device
WO2018132742A1 (en) Monolithic single chip integrated radio frequency front end module configured with single crystal acoustic filter devices
WO2022083352A1 (en) Bulk acoustic resonator and assembly, filter, and electronic device
WO2022062911A1 (en) Bulk acoustic resonator having voided layer, and assembly, manufacturing method, filter and electronic device
CN113285014A (en) Single crystal doped film, piezoelectric film for acoustic wave resonator and preparation method thereof
CN115051674A (en) Single crystal bulk acoustic wave resonator, method for manufacturing the same, filter, and electronic device
WO2022062910A1 (en) Bulk acoustic resonator and assembly, method for adjusting electromechanical coupling coefficient difference, and filter and electronic device
WO2022148387A1 (en) Bulk acoustic wave resonator and manufacturing method therefor, filter, and electronic device
CN113630099A (en) Bulk acoustic wave resonator, method of manufacturing bulk acoustic wave resonator, bulk acoustic wave resonator assembly, filter, and electronic apparatus
WO2021197500A1 (en) Semiconductor device and method for manufacturing same, and electronic device with semiconductor device
WO2022052915A1 (en) Filter assembly and manufacturing method therefor, and electronic device
CN113872553A (en) Bulk acoustic wave resonator, method of manufacturing the same, filter, and electronic apparatus
WO2022228385A1 (en) Bulk acoustic wave resonator having thickened electrode, filter, and electronic device
WO2022188779A1 (en) Resonator and manufacturing method therefor, filter, and electronic device
WO2022228486A1 (en) Bulk acoustic resonator and manufacturing method therefor, filter, and electronic device
CN116208113A (en) Bulk acoustic wave resonator assembly with hollow bottom electrodes insulated from each other
CN116131798A (en) Solid-state bulk acoustic wave resonator and manufacturing method thereof
WO2022037572A1 (en) Bulk acoustic resonator with top electrode having upper and lower gaps, manufacturing method therefor, filter, and electronic device

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 21865969

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 23/06/2023)

122 Ep: pct application non-entry in european phase

Ref document number: 21865969

Country of ref document: EP

Kind code of ref document: A1