WO2021122909A1 - Procédé de collage de puces à un substrat par collage direct - Google Patents
Procédé de collage de puces à un substrat par collage direct Download PDFInfo
- Publication number
- WO2021122909A1 WO2021122909A1 PCT/EP2020/086664 EP2020086664W WO2021122909A1 WO 2021122909 A1 WO2021122909 A1 WO 2021122909A1 EP 2020086664 W EP2020086664 W EP 2020086664W WO 2021122909 A1 WO2021122909 A1 WO 2021122909A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- chips
- substrate
- bonding
- liquid film
- contact
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L24/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0655—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68309—Auxiliary support including alignment aids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68313—Auxiliary support including a cavity for storing a finished device, e.g. IC package, or a partly finished device, e.g. die, during manufacturing or mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68354—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support diced chips prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
- H01L2221/68386—Separation by peeling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/07—Structure, shape, material or disposition of the bonding areas after the connecting process
- H01L2224/08—Structure, shape, material or disposition of the bonding areas after the connecting process of an individual bonding area
- H01L2224/081—Disposition
- H01L2224/0812—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/08151—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/08221—Disposition the bonding area connecting directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding the bonding area connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/753—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/75301—Bonding head
- H01L2224/75314—Auxiliary members on the pressing surface
- H01L2224/75317—Removable auxiliary member
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7565—Means for transporting the components to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/758—Means for moving parts
- H01L2224/75821—Upper part of the bonding apparatus, i.e. bonding head
- H01L2224/75824—Translational mechanism
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7598—Apparatus for connecting with bump connectors or layer connectors specially adapted for batch processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/80003—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding involving a temporary auxiliary member not forming part of the bonding apparatus
- H01L2224/80004—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding involving a temporary auxiliary member not forming part of the bonding apparatus being a removable or sacrificial coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/80009—Pre-treatment of the bonding area
- H01L2224/8001—Cleaning the bonding area, e.g. oxide removal step, desmearing
- H01L2224/80011—Chemical cleaning, e.g. etching, flux
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/80009—Pre-treatment of the bonding area
- H01L2224/8001—Cleaning the bonding area, e.g. oxide removal step, desmearing
- H01L2224/80013—Plasma cleaning
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/80053—Bonding environment
- H01L2224/80085—Bonding environment being a liquid, e.g. for fluidic self-assembly
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/8012—Aligning
- H01L2224/80136—Aligning involving guiding structures, e.g. spacers or supporting members
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/8012—Aligning
- H01L2224/80143—Passive alignment, i.e. self alignment, e.g. using surface energy, chemical reactions, thermal equilibrium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/8038—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/80395—Bonding interfaces outside the semiconductor or solid-state body having an external coating, e.g. protective bond-through coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/80001—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by connecting a bonding area directly to another bonding area, i.e. connectorless bonding, e.g. bumpless bonding
- H01L2224/808—Bonding techniques
- H01L2224/80894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/95001—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips involving a temporary auxiliary member not forming part of the bonding apparatus, e.g. removable or sacrificial coating, film or substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/9512—Aligning the plurality of semiconductor or solid-state bodies
- H01L2224/95136—Aligning the plurality of semiconductor or solid-state bodies involving guiding structures, e.g. shape matching, spacers or supporting members
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/9512—Aligning the plurality of semiconductor or solid-state bodies
- H01L2224/95143—Passive alignment, i.e. self alignment, e.g. using surface energy, chemical reactions, thermal equilibrium
- H01L2224/95146—Passive alignment, i.e. self alignment, e.g. using surface energy, chemical reactions, thermal equilibrium by surface tension
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
Definitions
- the technical field of the invention relates to the bonding of chips to a substrate by direct bonding, in particular in the field of electronics and more particularly of microelectronics.
- a disadvantage of using a mechanical handle with cavities to house the chips before they are bonded is that, if the chips do not have identical thicknesses and if the cavities do not have identical depths, the sides to be bonded chips will not be included in the same plane: the result is that some chips may not stick to the receiving plate due to a lack of contact between these chips and the receiving plate during the movement of the mechanical handle and the receiver plate to bond the chips to the receiver plate. Furthermore, such a chip bonding method does not allow each chip to be precisely aligned with the receiver plate.
- the chip to be bonded can be positioned in a suitable manner using a technique of self-alignment by capillary action with a drop of water as described for example in the document "Transfer and Non-Transfer Stacking Technologies Based on Chip-to-Wafer Self-Asembly for High-Throughput and High-Precision Alignment and Microbump Bonding ”by Takafumi FUKUSHIMA et al. published in IEEE 2015 International 3D Systems Integration Conference, TS7.4.1 to TS7.4.4.
- This self-alignment technique nevertheless remains complex to implement in the sense that it requires to provide hydrophilic and hydrophobic areas on the chip to be bonded and to provide a suitable quantity of water in order to ensure adequate positioning of the chip during its bonding to the substrate allowed thanks to the evaporation of the water interposed between the substrate and the chip.
- This solution is therefore difficult to implement, in particular if it must be applied for bonding several chips to the substrate.
- this solution also has a significant cost because it requires modifying the chip by forming the hydrophobic structure therein.
- the object of the invention is to facilitate the bonding of several chips to a substrate.
- the invention relates to a process for bonding chips to a substrate by direct bonding, the bonding process comprising a step of providing a support with which the chips are in contact, the chips in contact with the material. support being individualized.
- This bonding process is characterized in that it comprises a step of forming a liquid film on one face of the substrate, a step of bringing the chips into contact with the liquid film, and bringing the chips into contact with the liquid film. causing an attraction of the chips towards the substrate, a step of evaporating the liquid film in order to bond the chips to the substrate by direct bonding.
- the bonding process allows the bonding process to ensure bonding of the chips, also called collective bonding of the chips, to the substrate while allowing, via the liquid film, to absorb differences in level between the chips to be bonded. More particularly, the differences in level are differences in level between the bonding faces of the chips, these bonding faces being intended to come into contact with the substrate in order to be bonded thereto by direct bonding.
- the bonding process may further include one or more of the following features:
- the liquid film is a film of deionized water
- the liquid film formation step is such that the liquid film is deposited on the face of the substrate by centrifugation;
- the step of bringing the chips into contact with the liquid film is carried out by bringing the substrate and the support together;
- the bonding process comprises the use of at least one stop arranged between the substrate and the support to stop the approximation ensuring the contacting of the chips with the liquid film from which it follows that when this approximation is stopped: the chips are in contact with the liquid film and the liquid film separates each chip from the substrate;
- the support is a mechanical handle on which the chips rest;
- the mechanical handle comprises cavities, each chip being positioned in a cavity and projecting from this cavity, and the bonding process comprises a step of removing the chips from the cavities, the step of removing the chips being implemented after the setting in contact with the chips with the liquid film and before the chips are bonded to the substrate;
- the step of removing the chips from the cavities is carried out by separating the support and the substrate;
- the bonding process is such that the support provided comprises an adhesive film on which the chips are bonded, the adhesive film has an elasticity such that it deforms during the evaporation step, and after bonding the chips to the substrate, the bonding process comprises a step of removing the adhesive film;
- the step of removing the adhesive film comprises a step of treating the adhesive film by heating the adhesive film or by exposing the adhesive film to ultraviolet radiation;
- the bonding process comprises positioning the stopper on the mechanical handle and bringing the substrate into contact with the stopper after having positioned the stopper on the mechanical handle, and, at the time of contact of the substrate with the stopper, the chips are in contact with the liquid film;
- the bonding process comprises bonding the stopper to the adhesive film and bringing the stopper into contact with the substrate after bonding the stopper to the adhesive film, and, when the stopper comes into contact with the substrate, the chips are in contact with the liquid film; the substrate is kept horizontal to plus or minus 1 degree, and preferably to plus or minus 0.1 degrees, during the evaporation step.
- Figure 1 shows chips bonded to a substrate via a bonding process according to the invention.
- Figure 2 schematically illustrates the steps of the bonding process according to a particular embodiment of the invention.
- FIG. 3 represents, seen from the side, a substrate on which a liquid film is formed.
- FIG. 4 illustrates, seen from the side, a support for chips supporting the chips to be bonded to the substrate.
- Figure 5 illustrates, according to a first embodiment of the invention, a step of the bonding process where the support of Figure 4 is placed in a machine.
- FIG. 6 illustrates, according to the first embodiment, the transfer of the liquid film and of the substrate above the support.
- FIG. 7 illustrates, according to the first embodiment, a gripping of the substrate by an upper support element of the machine.
- FIG. 8 illustrates, according to the first embodiment, a distance between the substrate and the support.
- FIG. 9 illustrates, according to the first embodiment, the result of the evaporation of the liquid film which led to the bonding of the chips to the substrate.
- FIG. 10 illustrates, in the context of a second embodiment of the bonding method, a view in section of a support for chips comprising an adhesive film to which the chips are glued.
- FIG. 11 illustrates a top view of the support of FIG. 10.
- FIG. 12 illustrates, according to the second embodiment, the positioning of the support of FIG. 10, of the substrate and of the liquid film of FIG. 3 in a machine for the implementation of the bonding process.
- FIG. 13 illustrates, according to the second embodiment, bringing the chips, bonded to the adhesive film, into contact with the liquid film formed on the substrate.
- FIG. 14 illustrates, according to the second embodiment, the result of the evaporation of the liquid film which led to the bonding of the chips to the substrate.
- FIG. 15 illustrates, according to the second embodiment, a treatment of the adhesive film of the support with a view to detaching it from the chips.
- FIG. 16 illustrates, according to the second embodiment, a peeling of the adhesive film ensuring its detachment from the chips.
- Figure 17 illustrates the thickness in microns of a film of deionized water obtainable on a substrate by centrifugal deposition as a function of the time in seconds of centrifugation.
- Direct bonding corresponds to bonding by molecular adhesion during which two surfaces adhere without the application of intermediate adhesive.
- between two values it is understood that the limits defined by these two values are included in the range of values considered.
- a bringing together of two elements or a bringing together between two elements corresponds to making them closer in space either by bringing one of the two elements towards the other of the two elements which remains fixed, or by bringing the two elements closer together. two elements by moving them both.
- the same principle applies for a separation of two elements.
- the process for bonding chips 100 to a substrate 101 by direct bonding makes it possible, for example, to obtain what is visible in FIG. 1 where the chips 100 are bonded to the substrate 101.
- the bonding process can include the steps visible in FIG. 2.
- An example of a first embodiment of this bonding method is illustrated in FIGS. 3 to 9 showing in particular side views.
- An example of a second embodiment of this bonding method is illustrated in Figures 3 and 10 to 16 showing in particular side views for Figures 10 and 12 to 16 with partial section of a support 105 and a top view for figure 11.
- the chips 100 may have undergone technological steps in microelectronics (such as, for example, deposition of material, photolithography, etching) or not.
- a chip that has undergone technological steps in microelectronics can include a circuit and routing levels.
- the chips 100 may comprise, or be based on, silicon, indium phosphide (InP), gallium arsenide (GaAs), silicon carbide (SiC), silica, germanium, sapphire, and these chips 100 may present in surface of layers of materials like silica, silicon nitride, metals like copper or titanium, and all other layers known to microelectronics like a layer of hafnium dioxide (Hf02), organosilicon material (SiOC ), aluminum nitride (AIN) or alumina (AI2O3).
- the chips 100 can be electronic chips also called “dies” in the English language.
- the substrate 101 can preferably comprise electronic components 102 (FIG.
- the substrate 101 can be a wafer, also called a wafer. wafer, for example of silicon and for example obtained after cutting a silicon ingot, to which technological steps have been applied to form the electronic components 102.
- the substrate 101 comprising the electronic components 102 is also called the functionalized substrate 101.
- FIG. 1 illustrates in particular the chips 100 bonded by direct bonding to the substrate 101 comprising the electronic components 102, each electronic component 102 being for example bonded to only one of the chips 100. According to the non-limiting example shown in FIG. 1, eighteen chips 100 are each connected to a corresponding electronic component 102.
- the bonding process comprises a step E1 of forming a liquid film 103 on a face 104 of the substrate 101.
- the bonding process may, before this step E1, comprise a step of supplying the substrate 101.
- the face 104 of the substrate 101 is that on which the chips 100 must be glued by direct gluing.
- the face 104 of the substrate 101 is preferably planar. The role of this liquid film 103 will be to attract the chips 100, in particular by capillary action, towards the substrate 101.
- the bonding process also includes a step E2 of providing a support 105 with which the chips 100 to be bonded to the substrate 101 are in contact.
- the supply step E2 makes it possible to supply the support 105 and the chips 100 then in contact with the support 105.
- FIGS. 4 and 10 show two particular embodiments of the support 105 described in more detail below and which can be used. respectively in the first embodiment and in the second embodiment.
- the advantage of such a support 105 is to be able to simultaneously present the chips 100 for their bonding to the substrate 101 in order to achieve a collective bonding of these chips 100 to the substrate 101.
- the chips 100 in contact with the support 105 are individualized. It is understood by “individualized chips 100” that these chips 100 are not arranged within a wafer, or wafer, which allowed their formation. In particular, the chips 100 individualized are chips 100 cut from one or more plates, this may induce that the chips 100 to be bonded to the substrate 101 do not all have the same thickness, thus making it more difficult the collective bonding of these chips 100 to the substrate 101.
- the bonding method comprises a step E3 of bringing the chips 100 into contact with the liquid film 103 (FIG. 6 according to the first embodiment and FIG. 13 according to the second embodiment), bringing the chips 100 into contact with the film 103 liquid causing an attraction of the chips 100 towards the substrate 101.
- This attraction is an attraction by capillarity.
- the capillary forces cause an attraction to put the chips 100 at an equilibrium distance from the substrate 101.
- step E2 is shown after step E1 but their order is irrelevant.
- the bonding process also comprises a step E4 of evaporating the liquid film 103 in order to bond the chips 100 to the substrate 101 by direct bonding.
- the evaporation step E4 allows the evaporation of the liquid film 103 with which the chips 100 are in contact.
- the chips 100 are bonded to the substrate 101, in particular to the face 104 of the substrate 101, by direct bonding (FIGS. 9 and 14).
- the evaporation step E4 leading to the bonding of the chips 100 is illustrated by the passage from Figure 8 to Figure 9 in the context of the first embodiment and by the passage from Figure 13 to Figure 14 in the context of second embodiment.
- the capillarity between the liquid film 103 and the chips 100 is such that the chips 100 are maintained with respect to the liquid film 103 until the chips 100 come into contact with the chip. face 104 of the substrate 100, in particular at the end of the evaporation step E4, from which the implementation of direct bonding results.
- the bonding process can include a step E5 of bonding the chips 100 by direct bonding implemented at the end of the evaporation step E4.
- the evaporation of the liquid film 103 makes it possible to reduce the volume of the liquid film 103 and the capillarity continues to ensure the attraction of the chips 100 towards the substrate 101.
- each chip 100 therefore comprises a bonding face 106 (FIGS. 4 to 16).
- Each bonding face 106 is preferably orthogonal to the direction of measurement of the thickness of the chip 100 which includes this bonding face 106.
- the liquid film 103 makes it possible to take care of the difference in level between the bonding faces 106 in order to allow the placing all the chips 100 in contact with the substrate 101. Furthermore, bringing the chips 100 into contact with the liquid film 103 allows them to be gripped by capillary action in order to then bring them closer to the substrate 101 as the evaporation of the liquid film 103 until the chips 100 come into contact with the substrate 101, from which the desired direct bonding will result.
- the liquid film 103 is preferably a film of deionized water.
- Deionized water has the advantage of not leaving any residue after evaporation.
- Deionized water in the form of a film has the advantage of being compatible with the substrate 101 when the latter is completely hydrophilic or when its face 104 is hydrophilic, and with the chips 100 when they are completely hydrophilic or at least the bonding faces 106 are hydrophilic. This therefore does not require the provision of a structure with hydrophilic zones and with hydrophobic zones that are complex to produce, the bonding process is then simple to implement.
- the liquid film 103 is continuous in the sense that it is present on the whole of a surface of the substrate 101, for example this surface being that of the face 104 of the substrate 101, the thickness of the liquid film 103 being able to vary locally.
- the thickness of the liquid film 103 may be between 10 ⁇ m and 100 ⁇ m.
- the thickness of the liquid film 103 will be adapted as a function of the difference in level between the bonding faces 106 of the different chips 100, in particular to avoid any direct contact of one of the chips 100 with the surface of the substrate 101 before step E4 of evaporation.
- a liquid film 103 100 ⁇ m thick it is possible to compensate for differences in level between the bonding faces 106 of the different chips to be bonded which can range up to plus or minus 50 ⁇ m without reaching it. .
- step E1 of forming the liquid film 103 may be such that the liquid film 103 is deposited on the substrate 101, in particular on the face 104 of the substrate 101, by centrifugation.
- the centrifugation deposition technique is particularly suitable for obtaining the desired liquid film 103, in particular when the liquid film 103 is formed from deionized water.
- FIG. 17 gives an example of the thickness of the liquid film 103 formed of deionized water (water thickness ( ⁇ m)) which can be obtained during such a centrifugation as a function of the time of the centrifugation.
- the rotation time of the substrate 101 and the speed of rotation of the substrate 101 make it possible to control the thickness of the liquid film 103, for example between 10 ⁇ m and 100 pm.
- the liquid film 103 is such that it has a contact angle of less than 10 degrees, and more preferably less than 5 degrees, on the substrate 101.
- the liquid film 103 is such that it has a contact angle. contact angle less than 10 degrees, and preferably less than 5 degrees, on each of the chips 100.
- Such contact angles have the advantage of guaranteeing very good hydrophilicity and therefore significant capillary force, which are particularly suitable for use. of the bonding process.
- Step E3 of bringing the chips 100 into contact with the liquid film 103 can be ensured by bringing the substrate 101 and the support 105 closer together. Such an approximation has the advantage of simultaneously bringing the chips 100 and the substrate 101 together with a view to bringing the substrate 101 closer together.
- FIG. 6 shows, according to the first embodiment, that this approximation makes it possible to bring the chips 100 into contact with the liquid film 103 formed on the face 104 of the substrate 101.
- the passage from FIG. 12 to FIG. 13 shows this approximation in the context of the second embodiment.
- Evaporation of the liquid film 103 allows slow bonding compared to direct contacting, without using the liquid film, of the chips with the substrate to which they are to be bonded. Without the liquid film, the bonding is therefore rapid and leads to the appearance of defects, the appearance of which is limited with the liquid film 103.
- the bonding process can include the use at least one stop 107a, 107b, also called a wedge, arranged between the substrate 101 and the support 105 to stop the approach ensuring the contacting of the chips 100 with the liquid film 103 from which it results that when the approximation is stopped: the chips 100 are in contact with the liquid film 103, and the liquid film 103 separates each chip 100 from the substrate 101.
- the stop or stops 107a, 107b make it easier to stop the approximation at the right time.
- Figures 5 to 9 and 12 to 16 show the use of two stops 107a, 107b.
- the slow evaporation of the liquid film 103 allows the chips 100 to be brought closer to the substrate 101 until the chips 100 are bonded to the substrate 101, this making it possible to limit the appearance of the defects mentioned above and characteristic of contacting the chips with the substrate directly without using a liquid film.
- the support 105 and the substrate 101 are brought together, the support 105 and the substrate 101 are each kept horizontal to plus or minus 1 degree and preferably to plus or minus 0.1 degree.
- This horizontality of the substrate 101 makes it possible to prevent the liquid film 103 from sliding on the substrate 101.
- This horizontality also has the advantage of not needing a liquid film 103 that is too thick to touch all of the chips 100 with this. liquid film 103.
- the liquid film 103 can be maintained using capillary forces on the substrate 101, for example when the substrate 101 is turned upside down.
- the use of one or more stops 107a, 107b also makes it possible to maintain horizontality and also not to need a liquid film 103 that is too thick to touch all of the chips 100.
- the substrate 101 and preferably its face 104 which is then planar, is kept horizontal at plus or minus 1 degree, and preferably at plus or minus 0.1 degree, during step E4 d evaporation to prevent the liquid film 103 from slipping on the substrate 101, which would also result in a misalignment of the chips 100 with respect to the substrate 101.
- the support 105 can be a mechanical handle, for example formed by a particularly rigid plate, on which the chips 100 rest.
- the contact of the chips 100 with the substrate 101 can be a contact by gravity, for example not requiring fixing of the chips. chips 100 to the substrate 101.
- the mechanical handle is used as the support 105.
- the advantage of using a mechanical handle is that it allows cleaning techniques to be used. chips 100 before bonding them to the substrate 101 without degrading the mechanical handle carrying these chips 100 during cleaning, for example for this the mechanical handle can be made of silicon, silicon dioxide, sapphire, germanium, silicon carbide, alumina or nitride silicon. This handle can be composed only of one of these materials or at least be coated with one of these materials.
- One cleaning technique can be an O2 plasma allowing any hydrocarbon contamination to be removed from the surface of the chips 100.
- Another cleaning technique can be a mega-tonic treatment allowing the removal of an oil. particulate contamination of the chips 100 due to their cutting.
- the megasonic treatment is a treatment known to those skilled in the art as shown for example by the document “Innovative megasonic cleaning technology evaluated through direct wafer bonding. »By F. Fournel et al., Published in ECS Transactions, 33 (4) 495-500 (2010).
- the mechanical handle may include cavities 108 each shown schematically in dotted lines in Figures 4 to 9, each chip 100 being positioned in a cavity 108 and protruding from this cavity 108, in particular before step E3 of bringing the chips 100 into contact with the substrate 101.
- each cavity 108 of the mechanical handle houses only one of the chips 100.
- the chips 100 are removed / extracted from the cavities 108 before the chips 100 are bonded to the substrate 101 (FIG. 8).
- the bonding process may include a step of removing the chips 100 from the cavities 108 thus making it possible to exit the chips 100 from the cavities 108, the step of removing the chips 100 being implemented after the chips 100 have been brought into contact with them.
- the cavities 108 make it possible to position the chips 100 in a suitable manner with a view to their bonding to the substrate 101.
- the fact that the chips 100 protrude from the cavities 108 allows the liquid film 103 to come into contact with the chips 100 without bringing the liquid film 103 into contact with the support 105, for example by using the stop or stops 107a, 107b described above to avoid contact of the liquid film 103 with the support 105.
- the removing the chips 100 from the cavities 108 before bonding to the substrate 101 makes it possible to avoid mechanical blocking of the chips 100 in the cavities 108 at the time of bonding (FIG. 9).
- 100 of the cavities 108 can be made in a simple way by removing the substrate
- the cavities 108 is of course adapted to the chips 100 and in particular to their thickness: so that each chip 100 protrudes from the cavity 108 in which it is placed, the thickness of said chip 100 is strictly greater than the depth of the cavity 108 in which this chip 100 is placed (the chip 100 extending along its thickness from the bottom of the cavity 108 before contacting the chip 100 with the liquid film 103).
- the cavities 108 may have a depth of between 400 ⁇ m and 500 ⁇ m, such cavities being adapted to each receive a chip 100 with a thickness of between 500 ⁇ m and 600 ⁇ m.
- each cavity 108 is an open cavity 108 having a bottom and a side wall connecting the bottom to the opening of the cavity.
- each chip 100 which rests on the support 105:
- the support 105 and the substrate 101 can be moved apart, for example by moving the support 105 and / or the substrate 101.
- the step of removing the chips 100 from the cavities 108 can be implemented by separating the support 105 and the substrate 101. This spacing therefore makes it possible to meet the need to remove the chips 100 from the cavities 108.
- the simple contacting of the chips 100 with the liquid film 103 and the resulting attraction of the chips 100 towards the substrate 101 makes it possible to extract the chips 100 from the cavities 108. All the chips 100 are then extracted from the cavities before the bonding of these chips 100 to the substrate 101.
- the bonding process may include, when the stop or stops 107a, 107b are used, positioning the stop or stops 107a, 107b on the mechanical handle and placing the substrate 101 in contact with the stop or stops 107a, 107b after having positioned the stop (s) 107a, 107b on the mechanical handle.
- the mechanical handle as a support 105
- a machine 109 provided with a lower support element 110 and an upper support element 111 movable relative to the control element.
- lower support 110 for example using guides 114a, 114b (FIGS. 5 to 9) belonging to this machine 109.
- This lower support element 110 and this upper support element 111 can also each be called "chuck".
- the bonding process may be such that the support 105 on which the chips 100 rest is positioned on the lower support member 110 with the chips 100 facing the upper support member 111 ( Figure 5).
- the substrate 101 which approaches the support 105.
- the upper support element 111 can then be lowered towards the lower support element 110 (FIG. 7) until it comes into contact with the substrate. 101 to grasp it, for example by suction before being reassembled (FIG. 8) to separate the substrate 101 from the support 105 in order to remove the chips 100 from the cavities 108 before bonding the chips 100 to the substrate 101 (FIG. 9).
- the advantage here is to guarantee the horizontality of the substrate 101 to prevent the chips 100 from slipping.
- stop or stops 107a, 107b preferably if the movement of the upper support element 111 is controlled precisely: it is then possible to fix the substrate 101 to the upper support element 111. , then lowering the support element 111 to a height chosen to put the liquid film 103 in contact with the chips 100 and then raising the upper support element 111 with the chips 100 held on the film 103 liquid. One then waits for the evaporation of the liquid film 103 allowing the bonding of the chips 100 to the substrate 101.
- the chips 100 protrude from the cavities 108, on the surface of the mechanical handle, by an average of 100 ⁇ m.
- Chips 100 can have varying thicknesses of plus or minus 50 ⁇ m.
- the stops 107a, 107b can, according to this example, have a thickness of 150 ⁇ m to form spacers separating the substrate 101 from the support 105 by 150 ⁇ m when the stops are in contact, on the one hand, with the support 105 and , on the other hand, with the substrate 101.
- no chip 100 could stick to the substrate 101.
- the liquid film 103 with a thickness of 100 ⁇ m, by capillarity, all the chips 100 are attracted to the substrate 101 and stick to the latter at the end of the evaporation of the liquid film 103.
- the support 105 provided may comprise an adhesive film 112 on which the chips 100 are bonded (FIGS. 10 to 15) by adhesion to the adhesive film 112.
- the adhesive film 112 has an elasticity such that it deforms during the evaporation step E4, thus allowing the chips 100 to approach the substrate 101 as the liquid film 103 evaporates.
- the advantage of using the adhesive film 112 is that the positioning of the chips 100 with respect to each other is optimized while in particular preventing the movements of the chips 100 relative to the adhesive film 112 during bonding or evaporation of the adhesive. liquid film 103, this therefore results in a more precise bonding since possible sliding of the chips 100 on the liquid film 103 is thus avoided in comparison with the use of the mechanical handle with cavities 108.
- the bonding process may include a step of removing the adhesive film 112 ( Figures 15 and 16) relative to the chips 100.
- This step of removing the adhesive film 112 may include a step of treating the adhesive film 112 ( Figure 15) in view of separating it from the chips 100.
- this processing step makes it possible to reduce the adhesion of the adhesive film in order to facilitate its removal, for example by peeling (FIG. 16) by pulling on the adhesive film 112 according to the arrow F2.
- the step of removing the adhesive film 112 may include a step of treating (represented by the row of arrows F1 oriented towards the adhesive film 112 in FIG.
- the adhesive film 112 by heating the adhesive film 112 or by exposing the adhesive. film 112 adhesive to ultraviolet radiation.
- the heating makes it possible to facilitate the removal of the adhesive film 112 when the latter is thermally released.
- Exposing the adhesive film 112 to ultraviolet radiation makes it possible to facilitate the removal of the adhesive film when the latter is released by UV exposure (abbreviation of ultraviolet).
- the adhesive film 112 can be maintained at its periphery by adhesion to a frame 113 (FIGS. 10 to 15), also called a ring, which makes it possible to perform the function of supporting the adhesive film 112.
- a frame 113 also called a ring, which makes it possible to perform the function of supporting the adhesive film 112.
- Figures 10 and 12 to 16 there is shown the support 105 in a lateral section to facilitate understanding of these figures.
- the bonding process may include bonding the stop or stops 107a, 107b to the adhesive film 112 and bringing the stop or stops 107a, 107b into contact with the substrate 101 after the bonding of the stop or stops 107a, 107b to the adhesive film 112.
- the chips 100 are in contact with the liquid film 103, this allowing a easy control of the distance and of the parallelism between the chips 100 and the substrate 101.
- the presence of the stop or stops 107a, 107b can make it possible to guarantee a suitable distance between the chips 100 and the substrate 101, and thus to guarantee that the liquid film 103 will touch the different chips 100 in the same way.
- the frame 113, the stop or stops 107a, 107b and the chips 100 are glued to the same side of the adhesive film 112.
- the presence of the stop or stops 107a, 107b glued to the adhesive film 112 on which the chips 100 are also glued makes it possible to guarantee, when the stop or stops 107a, 107b are brought into contact with the substrate 101, placing the chips 100 in contact with the liquid film 103 without having to take into account the thickness of the adhesive film 112 in the dimensioning of the stop or stops 107a, 107b: different adhesive films 112 of different thicknesses can then be used.
- the support 105 can be placed either below the substrate 101, or above the substrate 101, during the bringing together of the support 105 and the substrate 101 mentioned above. In the example illustrated in FIGS.
- the support 105 is placed above the substrate 101 from which it follows that the approximation of the substrate 101 and the support 105 is ensured by a displacement of the support 105 towards the substrate 101, the substrate 101 then remaining fixed.
- the support 105 and the substrate 101 could be reversed as long as the chips 100 face the liquid film 103 so as to allow the chips 100 to come into contact with the liquid film 103.
- the machine 109 comprising the lower support element 110, the upper support element 111 and the guides 114a, 114b mentioned above can also be used in the case of the support 105 with adhesive film 112.
- the bonding process can be such that:
- the support 105 to which the chips 100 are bonded by adhesion to the adhesive film 112 can be placed in contact with the upper support element 111 which then maintains the support 105 by suctioning the adhesive film 112 in a region of the adhesive film devoid of chips 100 and in contact with the frame 113 (figure 12),
- stop or stops 107a, 107b are glued to the adhesive film 112 (FIG. 12) or positioned on the substrate 101,
- the upper support element 111 is lowered towards the lower support element 110 so as to bring the chips 100 into contact with the liquid film 103, preferably this lowering is limited by the stop or stops 107a, 107b (FIG. 13) ,
- the chips 100 are glued to the substrate 101 (FIG. 14) and the upper support element 111 can be raised to allow the assembly formed by the machine 109 to be removed from the machine 109. the substrate 101, the chips 100 and the support 105 (figure 15) in order to carry out separating the support 105 from the chips 100 by removing the adhesive film 112 (FIG. 16).
- the stop or stops 107a, 107b preferably if the movement of the upper support element 111 is controlled precisely: it is then possible to fix the adhesive film 112 to the upper support element 111 only directly in line with the frame 113, then to lower the upper support element 111 to a height chosen to put the liquid film 103 in contact with the chips 100. Then, it suffices to wait for the evaporation of the liquid film 103 and the sticking of the chips 100 without varying the distance between the upper support element 111 and the frame 113 (FIG. 14). It is also possible to gradually lower the support element 111 to accompany the evaporation of the liquid film 103.
- the thickness of three 50 mm diameter indium phosphide (InP) plates is measured which will be cut to form the chips 100.
- the measured thicknesses of these three plates are all between 325 pm and 375 pm.
- the chips 100 are formed by cutting the three InP plates. These chips 100 each have, orthogonally to their thickness, a square profile of 10 mm by 10 mm.
- the chips 100 are then placed in the cavities 108 of the mechanical handle (FIG. 4) such that the direction of measuring the thickness of the chips 100 is parallel to the direction of measuring the depth of the cavities 108.
- the mechanical handle measures 200 mm.
- the cavities 108 each have a depth of 250 ⁇ m and each comprise a side wall extending from the bottom of the cavity towards the opening of the cavity 108, said side wall having orthogonally to the bottom of the corresponding cavity 108 a square profile of 10.2 mm by 10.2 mm.
- the chips 100 are placed in the cavities 108 by means of a handling device for handling the chips 100, also called "pick and place machine" in English, by not touching the bonding faces 106 going to be bonded by direct bonding. to the substrate 101.
- This handling device may include a pyramid tool which only touches the edges of each chip captured, a tool forming a clamp gripping each chip by its side cutting edges or a tool using the Venturi effect to grip each chip 100.
- the chips 100 being in position in the cavities 108 of the mechanical handle, it is possible to carry out a surface preparation of the InP chips. with a 20 second O2 plasma to remove the hydrocarbon contamination on the 100 chips.
- the preparation can also include removal of the particulate contamination by a mega-treatment of the 100 chips.
- This mega-treatment can be carried out using megasons and a solution of Deionized water with 2% ammonia added, such a mega-tonic treatment being known to those skilled in the art as shown for example by the document “Innovative megasonic cleaning technology evaluated through direct wafer bonding. »By F. Fournel et al., Published in ECS Transactions, 33 (4) 495-500 (2010).
- the stops 107a, 107b then formed in silicon and with a thickness of 150 ⁇ m are placed, in particular at the end of the surface preparation of the chips 100, at the periphery of the face of the support 105 in which the cavities are formed. 108 (figure 5).
- the assembly is placed on the perfectly flat lower support element 110 within the machine mentioned above (FIG. 5).
- the horizontality of the lower support member 110 is preferably plus or minus 0.1 degree.
- the substrate 101 can also be prepared in a conventional manner for direct bonding as shown for example in the document “Low Temperature Wafer Bonding” by F. Fournel et al., Published in ECS Transactions, 16 (8) 475-488 (2008) .
- the deionized water film is spread on the surface of the substrate 101 to form the liquid film 103 (Fig. 3).
- a centrifugation process of 30 revolutions / minute for 20s can be used to form the liquid film 103 so as to leave on the surface of the substrate 101 only a film of deionized water having a thickness of about 50 ⁇ m to 75 ⁇ m compatible. to come into contact with the chips 100 when the support 105 (the mechanical handle) and the substrate 101 are separated by the stops 107a, 107b.
- the substrate 101 is turned over and positioned above the mechanical handle by bringing the chips 100 into contact with the liquid film 103 (FIG. 6).
- this positioning corresponds to placing the substrate 101 on the stops 107a, 107b positioned on the mechanical handle.
- the upper suction support element 111 is lowered (FIG. 7) on a face of the substrate 101 opposite to its face 104 on which the liquid film 103 is formed.
- this upper support element 111 is raised by 300 ⁇ m while maintaining the horizontality of the substrate 101, for example at plus or minus 1 degree, to prevent slippage of the film.
- 103 liquid on the surface of the substrate 101 which would have the effect of misaligning the chips 100 to be bonded to the substrate 101.
- the chips 100 are glued by direct gluing to the substrate 101 (FIG. 9), and the substrate 101 can be removed from the machine 109.
- the thickness of three 50 mm diameter indium phosphide (InP) plates is measured which will be cut to form the chips 100.
- the measured thicknesses of these three plates are all between 325 pm and 375 pm.
- the chips 100 are formed by cutting the three InP plates. These chips 100 have, orthogonally to their thickness, a profile of a square of 10 mm by 10 mm.
- the chips 100 are then placed on the adhesive film 112, for example sensitive to ultraviolet rays and stretched over the frame 113 (FIGS. 10 and 11), the direction of measurement of the thickness of the chips 100 being orthogonal to the plane of the adhesive film 112.
- Such an adhesive film 112 can be an Adwill D-650 sensitive UV film from the company LINTEC.
- Chips 100 can be adhered to adhesive film 112 using the same handling device as described above. Then, a surface preparation of the chips 100 can be carried out with a treatment exposing the chips to ultraviolet radiation under an atmosphere comprising ozone, for example 10 min, to remove organic contaminants from the chips 100 such as hydrocarbons. Then, still to prepare the surface of the chips 100 for direct bonding, the particulate contamination can be removed by mega-sonic treatment, in particular as mentioned above.
- the silicon stops 107a, 107b with a thickness of 400 ⁇ m, can be placed on the adhesive film 112 (FIG.
- the part of the adhesive film 112 in contact with the frame 113 is maintained in contact with the support member 111 upper of the machine 109 for example as mentioned above, this maintenance being ensured by suction exerted only on this part of the adhesive film 112 by the upper support element 111, the upper support element 111 being perfectly flat with a horizontality for example plus or minus 1 degree.
- the substrate 101 can also be prepared in a conventional manner for direct bonding. Then, a film of deionized water is spread on the surface of the substrate 101, in particular prepared, to form the liquid film 103 (FIG. 3).
- a centrifugation process of 30 revolutions / minute for 20 seconds can be used to leave on the surface of the substrate 101 only a film of deionized water having a thickness of about 50 ⁇ m to 75 ⁇ m compatible for coming into contact with the chips.
- 100 when the support 105 and the substrate 101 are separated by the stops 107a, 107b.
- the substrate 101 is placed on the lower support element 110 (FIG. 12), this lower support 110 being plane and horizontal, for example to plus or minus 0.1 degrees.
- the upper support element 111 is lowered towards the face 104 of the substrate 101 on which the chips 100 must be glued until the stops 107a, 107b come into contact with the face 104 of the substrate 101 (FIG. 13).
- this liquid film 103 is evaporated for example over 4 hours or between 30 minutes and 6 hours at pressure and ambient temperature under 45% humidity.
- the upper support element 111 releases the support 105 to which the chips 100 are attached, for example by stopping its suction, and goes back to the upper position (FIG. 14). .
- the assembly comprising the support 105, the substrate 101 and the chips 100 bonded to the substrate 101 and to the support 105.
- the adhesive film 103 is exposed to ultraviolet rays (FIG.
- the method of bonding according to the present invention has the advantage of providing a technique for collective transfer of chips 100 in order to bond them by direct bonding to the substrate 101 while taking into account the differences in thickness between the chips 100 ranging from plus or minus 50 ⁇ m.
- the bonding method described has an industrial application in the field of bonding chips by direct bonding to a substrate.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Die Bonding (AREA)
- Wire Bonding (AREA)
- Adhesives Or Adhesive Processes (AREA)
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP20823879.0A EP4078663A1 (fr) | 2019-12-19 | 2020-12-17 | Procédé de collage de puces à un substrat par collage direct |
CN202080096933.9A CN115136287A (zh) | 2019-12-19 | 2020-12-17 | 通过直接键合将芯片键合到基板的方法 |
US17/786,000 US20230029338A1 (en) | 2019-12-19 | 2020-12-17 | Method for bonding chips to a substrate by direct bonding |
CA3161399A CA3161399A1 (fr) | 2019-12-19 | 2020-12-17 | Procede de collage de puces a un substrat par collage direct |
JP2022537366A JP2023508867A (ja) | 2019-12-19 | 2020-12-17 | ダイレクトボンディングによる基板への複数のチップの接合方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FRFR1914956 | 2019-12-19 | ||
FR1914956A FR3105569B1 (fr) | 2019-12-19 | 2019-12-19 | Procédé de collage de puces à un substrat par collage direct |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2021122909A1 true WO2021122909A1 (fr) | 2021-06-24 |
Family
ID=69811287
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2020/086664 WO2021122909A1 (fr) | 2019-12-19 | 2020-12-17 | Procédé de collage de puces à un substrat par collage direct |
Country Status (7)
Country | Link |
---|---|
US (1) | US20230029338A1 (fr) |
EP (1) | EP4078663A1 (fr) |
JP (1) | JP2023508867A (fr) |
CN (1) | CN115136287A (fr) |
CA (1) | CA3161399A1 (fr) |
FR (1) | FR3105569B1 (fr) |
WO (1) | WO2021122909A1 (fr) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR3131469A1 (fr) | 2021-12-23 | 2023-06-30 | Commissariat A L'energie Atomique Et Aux Energies Alternatives | Procédé d’assemblage par collage direct de composants électroniques |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002063678A1 (fr) * | 2001-02-08 | 2002-08-15 | International Business Machines Corporation | Procede et dispositif de transfert de puces |
US20090023243A1 (en) * | 2004-12-28 | 2009-01-22 | Mitsumasa Koyanagi | Method and apparatus for fabricating integrated circuit device using self-organizing function |
WO2018157937A1 (fr) * | 2017-03-02 | 2018-09-07 | Ev Group E. Thallner Gmbh | Procédé et dispositif d'assemblage de puces |
US10217718B1 (en) * | 2017-10-13 | 2019-02-26 | Denselight Semiconductors Pte. Ltd. | Method for wafer-level semiconductor die attachment |
-
2019
- 2019-12-19 FR FR1914956A patent/FR3105569B1/fr active Active
-
2020
- 2020-12-17 WO PCT/EP2020/086664 patent/WO2021122909A1/fr unknown
- 2020-12-17 US US17/786,000 patent/US20230029338A1/en active Pending
- 2020-12-17 CN CN202080096933.9A patent/CN115136287A/zh active Pending
- 2020-12-17 JP JP2022537366A patent/JP2023508867A/ja active Pending
- 2020-12-17 EP EP20823879.0A patent/EP4078663A1/fr active Pending
- 2020-12-17 CA CA3161399A patent/CA3161399A1/fr active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002063678A1 (fr) * | 2001-02-08 | 2002-08-15 | International Business Machines Corporation | Procede et dispositif de transfert de puces |
US20090023243A1 (en) * | 2004-12-28 | 2009-01-22 | Mitsumasa Koyanagi | Method and apparatus for fabricating integrated circuit device using self-organizing function |
WO2018157937A1 (fr) * | 2017-03-02 | 2018-09-07 | Ev Group E. Thallner Gmbh | Procédé et dispositif d'assemblage de puces |
US10217718B1 (en) * | 2017-10-13 | 2019-02-26 | Denselight Semiconductors Pte. Ltd. | Method for wafer-level semiconductor die attachment |
Non-Patent Citations (4)
Title |
---|
F. FOURNEL ET AL.: "Innovative megasonic cleaning technology evaluated through direct wafer bonding", ECS TRANSACTIONS, vol. 33, no. 4, 2010, pages 495 - 500 |
F. FOURNEL ET AL.: "Low Temperature Wafer Bonding", ECS TRANSACTIONS, vol. 16, no. 8, 2008, pages 475 - 488 |
S. MENEZO ET AL.: "Advances on ίίί-V on Silicon DBR and DFB Lasers for WDM optical interconnects and Associated Heterogeneous Intégration 200mm-wafer-scale Technology", IEEE COMPOUND SEMICONDUCTOR INTEGRATED CIRCUIT SYMPOSIUM (CSICS) CONFÉRENCE, 2014 |
TAKAFUMI FUKUSHIMA ET AL.: "Transfer and Non-Transfer Stacking Technologies Based on Chip-to-Wafer Self-Asembly for High-Throughput and High-Precision Alignment and Microbump Bonding", IEEE 2015 INTERNATIONAL 3D SYSTEMS INTÉGRATION CONFÉRENCE |
Also Published As
Publication number | Publication date |
---|---|
US20230029338A1 (en) | 2023-01-26 |
FR3105569B1 (fr) | 2021-12-17 |
CN115136287A (zh) | 2022-09-30 |
EP4078663A1 (fr) | 2022-10-26 |
JP2023508867A (ja) | 2023-03-06 |
FR3105569A1 (fr) | 2021-06-25 |
CA3161399A1 (fr) | 2021-06-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1651560B1 (fr) | Structure empilée et procédé pour la fabriquer | |
EP1576658B1 (fr) | Procede de realisation de substrats mixtes et structure ainsi obtenue | |
FR2935537A1 (fr) | Procede d'initiation d'adhesion moleculaire | |
FR2947380A1 (fr) | Procede de collage par adhesion moleculaire. | |
WO2005124826A1 (fr) | Procede de transfert de plaques | |
FR2943177A1 (fr) | Procede de fabrication d'une structure multicouche avec report de couche circuit | |
EP3593376B1 (fr) | Procédé d'auto-assemblage de composants microélectroniques | |
FR2915625A1 (fr) | Procede de transfert d'une couche epitaxiale | |
EP1890958A1 (fr) | Composant micromécanique avec des éléments actifs, et procédé de réalisation d'un tel composant | |
FR2969378A1 (fr) | Structure composite tridimensionnelle comportant plusieurs couches de microcomposants en alignement | |
WO2021122909A1 (fr) | Procédé de collage de puces à un substrat par collage direct | |
FR2877142A1 (fr) | Procede de transfert d'au moins un objet de taille micrometrique ou millimetrique au moyen d'une poignee en polymere. | |
EP3497711B1 (fr) | Procédé de fabrication d'une couche épitaxiée sur une plaque de croissance | |
EP3552226B1 (fr) | Procédé de transfert de couches minces | |
EP3035378B1 (fr) | Procédé de transformation d'un dispositif électronique utilisable dans un procédé de collage temporaire d'une plaque sur une poignée et dispositif électronique fabriqué par le procédé | |
EP2676288B1 (fr) | Procede de realisation d'un support de substrat | |
WO2014037784A1 (fr) | Procédé de fabrication d'une structure en vue d'une séparation ultérieure | |
FR3102888A1 (fr) | Procédé de fabrication d'un dispositif photonique intégré | |
EP4202981A1 (fr) | Procede d'assemblage par collage direct de composants electroniques | |
FR3085230A1 (fr) | Separation d’une plaque en composants individuels. | |
WO2016156279A1 (fr) | Procédé d'assemblage de substrats | |
FR3105570A1 (fr) | Poignee pour puces destinees a etre collees par collage direct a un substrat recepteur | |
FR3128058A1 (fr) | Procede de fabrication de composants sur les deux faces d’un substrat | |
FR3135728A1 (fr) | Procede de collage temporaire | |
WO2024133682A1 (fr) | Substrat comprenant des tranchées et procédés de fabrication associés |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 20823879 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 3161399 Country of ref document: CA |
|
ENP | Entry into the national phase |
Ref document number: 2022537366 Country of ref document: JP Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2020823879 Country of ref document: EP Effective date: 20220719 |