WO2021050455A1 - Séquenceur de contact humide/sec - Google Patents

Séquenceur de contact humide/sec Download PDF

Info

Publication number
WO2021050455A1
WO2021050455A1 PCT/US2020/049807 US2020049807W WO2021050455A1 WO 2021050455 A1 WO2021050455 A1 WO 2021050455A1 US 2020049807 W US2020049807 W US 2020049807W WO 2021050455 A1 WO2021050455 A1 WO 2021050455A1
Authority
WO
WIPO (PCT)
Prior art keywords
switchable contacts
circuit
signal
contacts
relay
Prior art date
Application number
PCT/US2020/049807
Other languages
English (en)
Inventor
Reinhold Henke
Robert Thorbus
Original Assignee
Arc Suppression Technologies
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Arc Suppression Technologies filed Critical Arc Suppression Technologies
Publication of WO2021050455A1 publication Critical patent/WO2021050455A1/fr

Links

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H3/00—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
    • H02H3/08—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection responsive to excess current
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H47/00—Circuit arrangements not adapted to a particular application of the relay and designed to obtain desired operating characteristics or to provide energising current
    • H01H47/001—Functional circuits, e.g. logic, sequencing, interlocking circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H47/00—Circuit arrangements not adapted to a particular application of the relay and designed to obtain desired operating characteristics or to provide energising current
    • H01H47/002—Monitoring or fail-safe circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H47/00—Circuit arrangements not adapted to a particular application of the relay and designed to obtain desired operating characteristics or to provide energising current
    • H01H47/002—Monitoring or fail-safe circuits
    • H01H47/004—Monitoring or fail-safe circuits using plural redundant serial connected relay operated contacts in controlled circuit
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H3/00—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
    • H02H3/02—Details
    • H02H3/021—Details concerning the disconnection itself, e.g. at a particular instant, particularly at zero value of current, disconnection in a predetermined order
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H3/00—Emergency protective circuit arrangements for automatic disconnection directly responsive to an undesired change from normal electric working condition with or without subsequent reconnection ; integrated protection
    • H02H3/02—Details
    • H02H3/05—Details with means for increasing reliability, e.g. redundancy arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H50/00—Details of electromagnetic relays
    • H01H50/08—Indicators; Distinguishing marks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01H—ELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H9/00—Details of switching devices, not covered by groups H01H1/00 - H01H7/00
    • H01H9/54—Circuit arrangements not adapted to a particular application of the switching device and for which no provision exists elsewhere
    • H01H9/541—Contacts shunted by semiconductor devices
    • H01H9/542—Contacts shunted by static switch means

Definitions

  • the present application relates generally to electrical contact sequencing, to control the ON/OFF timing sequence of electrical contacts connected in parallel or in series with each other.
  • Electrical current contact arcing may have a deleterious effect on electrical contact surfaces, such as relays and certain switches. Arcing may degrade and ultimately destroy the contact surface over time and may result in premature component failure, lower quality performance, and relatively frequent preventative maintenance needs. Additionally, arcing in relays, switches, and the like may result in the generation of electromagnetic interference (EMI) emissions. Electrical current contact arcing may occur both in alternating current (AC) power and in direct current (DC) power across the fields of consumer, commercial, industrial, automotive, and military applications. Because of its prevalence, there have literally been hundreds of specific means developed to address the issue of electrical current contact arcing.
  • AC alternating current
  • DC direct current
  • an electrical circuit that includes a first pair of terminals adapted to be connected across a first set of switchable contacts and a second pair of terminals adapted to be connected across a second set of switchable contacts.
  • the second set of switchable contacts is coupled to an arc suppression circuit.
  • a controller circuit is operatively coupled to the first and second pairs of terminals.
  • the controller circuit is configured to sequence activation or deactivation of the first set of switchable contacts and the second set of switchable contacts based on a contact control signal. During the activation, the first set of switchable contacts is activated prior to activation of the second set of switchable contacts. During the deactivation, the second set of switchable contacts is deactivated prior to deactivation of the first set of switchable contacts.
  • a first power switching circuit is operatively coupled to the first pair of terminals and the controller circuit
  • the first power switching circuit is configured to switch power from an external power source and to trigger the activation or the deactivation of the first set of switchable contacts based on a first logic state signal from the controller circuit [0007]
  • a system including a first relay circuit with a first relay coil and a first set of switchable contacts, and a second relay circuit with a second relay coil and a second set of switchable contacts.
  • the system further includes an arc suppression circuit coupled to the second set of switchable contacts.
  • the system further includes a coil driver termination circuit configured to receive a signal indicative of the energization status of the first set of switchable contacts and the second set of switchable contacts.
  • a controller circuit is operatively coupled to the coil driver termination circuit, the first relay circuit, and the second relay circuit The controller circuit is configured to sequence activation or deactivation of the first set of switchable contacts and the second set of switchable contacts based on the signal indicative of energization status.
  • the controller circuit is further configured to sequence the activation or the deactivation while the second set of switchable contacts is protected by the arc suppression circuit [0008]
  • a method including coupling a signal converter circuit to a pair of terminals.
  • the signal converter circuit is configured to convert a signal indicative of the energization status of a first set of switchable contacts and a second set of switchable contacts into a logic level control signal, the signal received from a driver circuit via the pair of terminals.
  • the method further includes coupling a controller circuit to a first set of switchable contacts and a second set of switchable contacts.
  • the controller circuit is configured to sequence activation or deactivation of the first set of switchable contacts and the second set of switchable contacts based on the logic level control signal.
  • the method further includes coupling a first current sensor to die first set of switchable contacts and the controller circuit The first current sensor is configured to generate a first sensed current signal associated with detected current across the first set of switchable contacts.
  • the method further includes coupling a second current sensor to the second set of switchable contacts and the controller circuit
  • the second current sensor is configured to generate a second sensed current signal associated with detected current across the second set of switchable contacts.
  • the method further includes coupling a status indicator to the controller circuit, the status indicator configured to provide an indication of a fault based on a fault detection signal from the controller circuit
  • the fault detection signal may be generated based on the first sensed current signal and the second sensed current signal.
  • FIG. 1 is a diagram of a system including a wet/dry contact sequencer and an arc suppressor, according to some embodiments.
  • FIG. 2 is a block diagram of an example of a wet/dry contact sequencer, according to some embodiments.
  • FIG. 3A is a schematic diagram of the example wet/dry contact sequencer of FIG. 2, according to some embodiments.
  • FIG. 3B is a schematic diagram illustrating input and output signal configurations of a controller circuit within the example wet/dry contact sequencer of FIG. 2, according to some embodiments.
  • FIG. 3C is a schematic diagram of a code control chip within the example wet/dry contact sequencer of FIG. 2, according to some embodiments.
  • FIG. 4 depicts a timing diagram for sequencing dry and wet relay coils using the example wet/dry contact sequencer of FIG. 2, according to some embodiments.
  • FIG. 5 depicts a packaging example of a wet/dry contact sequencer, according to some embodiments.
  • FIG. 6 is a flowchart of a method for detecting a fault during a wet/dry contact sequence ⁇ operation, according to some embodiments.
  • dry contact eg., as used in connection with an interlock such as a relay or contactor
  • wet contact refers to a contact carrying load current when closed as well as switching load current during the make and break transitions.
  • interlock The purpose of an interlock is to prevent undesired states in a device or system, especially those states that create unsafe operating conditions for users and/or operating personnel.
  • interlocks are either relays or contactors. Because it is a safety mechanism, the interlock has to be configured to operate reliably.
  • Techniques disclosed herein may be used in connection with high power interlock applications that have low cycle times, high dielectric isolation, and low leakage current, such as power disconnect applications, battery disconnect applications, emergency disconnect applications, safety disconnect applications, full load current disconnect applications, etc.
  • the importance of interlock has lead product designers, technicians, and engineers to conventionally employ heavy duty contactors to both carry the operational work load and act as the safety shut-off.
  • the wet/dry contact sequencer disclosed herein may be used as follows: during turn off, the wet contact breaks first, the dry contact breaks last (keeping the dry contact free of load current); and timing turn on, the dry contact makes first, the wet contact makes last (keeping the dry contact free of load current).
  • the dry contact will provide high dielectric isolation during the open state of the contact as is required for safety interlock operations.
  • the dry contact will remain in nearly pristine contact metal surface conditions because it is not experiencing contact arcing due to its dry switching function only.
  • the disclosed wet/dry contact sequencer may incorporate an arc suppression circuit (also referred to as an arc suppressor) coupled to the wet contact, to protect the wet contact from arcing during the make and break transitions and to reduce deleterious effects from contact arcing.
  • the arc suppressor incorporated with the wet/dry contact sequencer discussed herein may include an arc suppressor as disclosed in the following issued U.S. Patents - U.S. Patent No. 8,619,395 and U.S. Patent No. 9,423,442, both of which are incorporated herein by reference in their entirety.
  • Examples of wet/dry contact sequencers and components utilized therein and in conjunction with wet/dry contact sequencers are disclosed herein.
  • FIG. 1 is a diagram of a system 100 including a wet/dry contact sequencer and an arc suppressor, according to some embodiments.
  • system 100 may include a wet/dry contact sequencer 1 coupled to a dry relay 5, a wet relay 6, a coil power source 2, and the relay coil driver 3.
  • the dry relay 5 may include a dry relay coil coupled to dry relay contacts
  • the wet relay 6 may include a wet relay coil coupled to wet relay contacts.
  • the dry relay 5 is coupled to a main power source 4 and is coupled in series with the wet relay 6.
  • the wet relay 6 is coupled to a main power load 7. Additionally, the wet relay 6 is protected by an arc suppressor 8 coupled across the wet relay contacts of the wet relay 6.
  • the main power source 4 may be an AC power source or a DC power source.
  • Sources four AC power may include generators, alternators, transformers, and the like.
  • Source four AC power may be sinusoidal, non-sinusoidal, or phase controlled.
  • An AC power source may be utilized on a power grid (e.g., utility power, power stations, transmission lines, etc.) as well as off the grid, such as for rail power.
  • Sources for DC power may include various types of power storage, such as batteries, solar cells, fuel cells, capacitor banks, and thermopiles, dynamos, and power supplies.
  • DC power types may include direct, pulsating, variable, and alternating (which may include superimposed AC, full wave rectification, and half wave rectification).
  • DC power may be associated with self-propelled applications, i.e., articles that drive, fly, swim, crawl, dive, internal, dig, cut etc.
  • FIG. 1 illustrates the main power source 4 as externally provided, the disclosure is not limited in this regard and the main power source may be provided internally, e.g., a battery or another power source. Additionally, the main power source 4 may be a single-phase or a multi-phase power source.
  • FIG. 1 illustrates the wet/dry contact sequencer 1 coupled to a dry relay 5 and a wet relay 6 that include a relay coil and relay contacts
  • the disclosure is not limited in this regard and other types of interlock arrangements may be used as well, such as switches, contactors, or other types of interlocks.
  • a contactor may be a specific, heavy duty, high current, embodiment of a relay.
  • the dry and wet contacts associated with the dry and wet relays in FIG. 1 may each include a pair of contacts, such as electrodes.
  • the main power load 7 may be a general-purpose load, such as consumer lighting, computing devices, data transfer switches, etc.
  • the main power load 7 may be a resistive load, such as a resistor, heater, electroplating device, etc.
  • the main power load 7 may be a capacitive load, such as a capacitor, capacitor bank, power supply, etc.
  • the main power load 7 may be an inductive load, such as an inductor, transformer, solenoid, etc.
  • the main power load 7 may be a motor load, such as a motor, compressor, fan, etc.
  • the main power load 7 may be a tungsten load, such as a tungsten lamp, infrared heater, industrial light, etc.
  • the main power load 7 may be a ballast load, such as a fluorescent light, a neon light, a light emitting diode (LED), etc.
  • the main power load 7 may be a pilot duty load, such as a traffic light, signal beacon, control circuit, etc.
  • the wet/dry contact sequence- 1 controls the on/off timing sequencing of two contacts eithe in series or in parallel for the purpose of having the wet contact break or make the connection unde current, while the dry contact breaks or makes the connection or disconnection under no current.
  • the dry relay 5 is connected in series with the wet relay 6, with the dry relay 5 being configured to break or make the connection or disconnection under no current while the wet relay 6 is configured to break or make the connection or disconnection under current and while being arc suppressed (e.g., by the arc suppressor 8).
  • the wet/dry contact sequencer 1 is configured to operate in support of the arc suppressed wet relay 6.
  • stand- alone-operation does not necessarily require additional connections, devices or manipulations other than those outlined in this document.
  • the wet contactor or relay contacts may become sacrificial and the dry contactor or relay contacts may remain in excellent condition during normal operation of the wet/dry contact sequencer 1.
  • various implementations of the wet/dry contact sequencer 1 may be configured to provide one or more of the following functionalities or features: AC or DC coil power and contact operation; authenticity and license control mechanisms; auto-detect functions; automatically generate service and maintenance calls; provide automatic fault detection; provide automatic power failure coil signal bypass; provide auto mode settings; provide a bar graph indicator; provide a behavior pattern learning resulting in out-of-pattem detection and indication; provide a Bluetooth interface; calculate, store and display historical data, values, and ranges for all signal inputs; calculate, store, and display statistical data, values, and ranges for all signal inputs; provide a code verification chip; provide coil fault detection and indication; provide communication access control; data communication interfaces and protocols; provide date and time event logging; enabling off-site troubleshooting; enabling faster cycle times; enabling lower duty cycles; enabling heavy duty operation with lighter duty contactors or relays; enabling high di
  • the coil power source 2 is an external auxiliary power source, which is configured to provide power to the wet and dry relay coils (6 and 5, respectively) according to the wet/dry contact sequencer 1.
  • the first coil power source node 21 may be configured as a first coil power termination input (e.g., to coil power termination 11 in FIG. 2).
  • the second coil power source node 22 may be configured as the second coil power termination input.
  • the coil power source 2 may be a single-phase or a multi-phase power source. Additionally, the coil power source 2 may be an AC power type or a DC power type.
  • the relay coil driver 3 is the external relay coil signal source which provides information about the energization status for the wet relay 6 coil and the dry relay 5 coil according to the control of the wet/dry contact controller 1.
  • the external relay coil driver 3 is configured to provide a control signal.
  • the first relay coil driver node 31 is a first coil driver termination input (e.g., to call driver termination 13 in FIG. 2).
  • the second relay coil driver node 32 may be configured as the second coil driver termination input
  • the relay coil driver 3 may be a single-phase or a multi-phase power source. Additionally, the relay coil driver 3 may be an AC power type or a DC power type.
  • the dry relay 5 may include two sections - a dry relay coil and dry relay contacts.
  • dry refers to the specific mode of operation of the contacts in this relay which makes or breaks the current connection between the contacts while not carrying current.
  • the first dry relay node 51 is the first dry relay 5 coil input from the wet/dry contact sequencer 1.
  • the second dry relay node 52 is the second dry relay 5 coil input from the wet/dry contact sequencer 1.
  • the third dry relay node 53 is the first dry relay contact connection with the main power source 4.
  • the fourth dry relay node 54 is the second dry relay contact connection with the main power source 4.
  • the fifth dry relay node 55 is the third dry relay contact connection with the main power source 4.
  • the dry relay 5 may be configured to operate with a singlephase or a multi-phase power source. Additionally, the dry relay 5 may be an AC power type or a DC power type.
  • the wet relay 6 may include two sections - a wet relay coil and wet relay contacts.
  • the first wet relay node 61 is the first wet relay 6 coil input from the wet/dry contact sequencer 1.
  • the second wet relay node 62 is the second wet relay 6 coil input from the wet/dry contact sequencer 1.
  • the third wet relay node 63 is the first wet relay contact connection with the main power load 7.
  • the fourth wet relay node 64 is the second wet relay contact connection with the main power load 7.
  • the fifth wet relay node 65 is the third wet relay contact connection with the main power load 7.
  • the sixth wet relay node 66 is the fourth wet relay contact connection with the dry relay contacts.
  • the seventh wet relay node 67 is the fifth wet relay contact connection with the dry relay contacts.
  • the eighth wet relay node 68 is the sixth wet relay contact connection with the dry relay contacts.
  • the wet relay 6 may be configured to operate with a single-phase or a multi-phase power source. Additionally, the wet relay 6 may be an AC power type or a DC power type.
  • the arc suppressor 8 is configured to provide arc suppression for the wet relay 6 contacts.
  • the arc suppressor 8 may be either external to the wet/dry contact sequencer 1 or, alternatively, may be implemented as an integrated part of the wet/dry contact sequencer 1.
  • the arc suppressor 8 may be configured to operate with a single-phase or a multi-phase power source. Additionally, the arc suppressor 8 may be an AC power type or a DC power type.
  • FIG. 2 is a block diagram of an example of a wet/dry contact sequencer (e.g., the wet/dry contact sequence- 1 of FIG. 1), according to some embodiments.
  • the wet/dry contact sequencer 1 comprises a coil power termination circuit 11, a coil power protection circuit 12, a logic power supply 15, mode control switches 17, a controller (also referred to as microcontroller or microprocessor) 18, a coil driver termination circuit 13, a coil driver protection circuit 14, a coil signal converter circuit 16, a code control chip 120, a status indicator 110, data communication interface 19, a dry coil power switch 111 , a dry coil current sensor 113, a dry coil power failure bypass switch 115, a dry coil termination circuit 117, a wet coil power switch 112, a wet coil current sensor 114, a wet coil power failure bypass switch 116, and a wet coil termination circuit 118.
  • the coil power termination circuit 11 is configured to provide a wire connection to the wet/dry contact sequencer 1.
  • the first coil power termination node 1101 is the first coil power protection circuit 12 input
  • the second coil power termination node 1102 is the second coil power protection circuit 12 input.
  • the coil power protection circuit 12 is configured to provide protection to all elements of the wet/dry contact sequencer I .
  • the first coil power protection node 121 is the first logic power supply 15 input
  • the second coil power protection node 122 is the second logic power supply 15 input.
  • the coil driver termination circuit 13 is configured to provide a wire connection to the wet/dry contact sequencer 1.
  • the first coil drive- termination circuit node 131 is the first coil driver protection circuit 14 input.
  • the second coil driver termination circuit node 132 is the second coil driver protection circuit 14 input.
  • the coil driver protection circuit 14 is configured to provide protection to all digital logic elements of the wet/dry contact sequencer 1.
  • the first coil driver protection circuit output 141 is the first coil signal converter circuit 16 input
  • the second coil driver protection circuit output 142 is the second coil signal converter circuit 16 input.
  • the logic power supply 15 is configured to provide logic level voltage to all digital logic elements of the wet/dry contact sequencer 1.
  • the first logic power supply output 151 is the positive power supply terminal indicated by the positive power schematic symbol in FIG. 2.
  • the second logic power supply output 152 is the negative power supply terminal indicated by the ground reference symbol in FIG. 2.
  • the coil signal converter circuit 16 converts a signal indicative of the energization status of the wet and dry coils from the relay coil driver 3 into a logic level type signal communicated to the controller 18 via node 187 for further processing.
  • the mode control switches 17 allow manual selection of specific modes of operation for the wet/dry contact sequencer 1.
  • the controller 18 comprises suitable circuitry, logic, interfaces, and/or code and is configured to control the operation of the wet/dry contact sequencer 1 through, e.g., software/firmware-based operations, routines, and programs.
  • the first controller node 181 is the status indicator 110 connection.
  • the second controller node 182 is the data communication interface 19 connection.
  • the third controller node 183 is the dry coil power switch 111 connection.
  • the fourth controller node 184 is the wet coil power switch 112 connection.
  • the fifth controller node 185 is the dry coil current sensor 113 connection.
  • the sixth controller node 186 is the wet coil current sensor 114 connection.
  • the seventh node 187 is the coil signal converter circuit 16 connection.
  • the eight controller node 188 is the code control chip 120 connection.
  • the ninth controller node 189 is the mode control switches 17 connection.
  • controller 18 may be configured to control one or more of the following operations associated with the wet/dry sequencer 1 : operation management; authenticity code control management; auto-detect operations; auto- detect functions; automatic normally closed or normally open contact form detection; auto mode settings; coil cycle (Off, Make, On, Break, Off) timing, history, and statistics; coil delay management; history management; contact sequencing; coil driver signal chatter history and statistics; data management (e.g., monitoring, detecting, recording, logging, indicating, and processing); data value registers for present, last, past, maximum, minimum, mean, average, standard deviation values, etc.; date and time formatting, logging, and recording; embedded microcontroller with clock generation, power on reset, and watchdog timer; error, fault, and failure management; factory default value recovery management; firmware upgrade management; flash code generation; fault indication clearing; fault register reset; hard reset; interrupt management; license code control management; power-on management; power-up sequencing; power hold-over management; power turn-on management; reading from inputs, memory
  • the data communications interface 19 is an optional element of the wet/dry contact sequencer 1 as data communication is not required for the full functional operation of the sequencer. Data signal filtering, transient, over-voltage, over-current, and wire termination are not shown in the example in FIG. 2.
  • the data communications interface 19 can be configured as an interface between the wet/dry contact sequencer 1 and one or more of the following: a Bluetooth controller, an Ethernet controller, a General Purpose Data Interface, a Human-Machine-Interface, an SPI bus interface, a UART interface, a USB controller, and a Wi-Fi controller.
  • the status indicator 110 provides audible, visual, or other user alerting methods through operational, health, fault, code indication via specific colors or flash patterns.
  • the status indicator 110 may provide one or more of the following types of indications: bar graphs, graphic display, LEDs, a coil driver fault indication, a coil state indication, a dry coil fault indication, a mode of operation indication, a processor health indication, and wet coil fault indication.
  • the dry coil power switch 111 connects the externally provided coil power to the dry relay coil 5 via nodes 51 and 52 based on the signal output from controller 18 via command output node 183.
  • the wet coil power switch 112 connects the externally provided coil power to the wet relay coil 6 via nodes 61 and 62 based on the signal output from controller 18 via command output node 184.
  • the dry coil current sensor 113 is configured to sense the value and/or the absence or presence of the dry relay coil 5 current
  • the wet coil current sensor 114 is configured to sense the value and/or the absence or presence of the dry relay coil 6 current
  • the dry coil power failure bypass switch 115 is configured to provide a fail-safe operation mechanism to keep the wet relay and the dry relay operating without the benefit of the wet/dry contact sequencer 1. For example, upon coil power failure (e.g., failure of the coil power source 2), the logic power supply 15 no longer provides power to the wet/dry contact sequencer 1 and thus the controller 18 no longer operates (i.e., controller 18 no longer provides any kind of control or indication mechanisms). In order to keep the power switching operation functional, the dry coil power failure bypass switch 115 may be configured to maintain the operation of the relays based on input from the relay coil driver 3 via the coil driver protection circuit 16.
  • the wet coil power failure bypass switch 116 is configured to provide a fail-safe operation mechanism to keep the wet relay and the dry relay operating without the benefit of the wet/dry contact sequencer 1. For example, upon coil power failure (e.g., failure of the coil power source 2), the logic power supply 15 no longer provides power to the wet/dry contact sequencer 1 and thus the controller 18 no longer operates (i.e., controller 18 no longer provides any kind of control or indication mechanisms). In order to keep the power switching operation functional, the dry coil power failure bypass switch 115 may be configured to maintain the operation of the relays based on input from the relay coil driver 3 via the coil driver protection circuit 16.
  • the dry coil termination circuit 117 is configured to provide a wire connection to the dry relay 5 coil.
  • the wet coil termination circuit 118 is configured to provide a wire connection to the wet relay 6 coil.
  • the power indicator 119 indicates whether the coil power source 2 is providing voltage to the wet/dry contact sequencer 1.
  • the code control chip 120 is an optional element of the wet/dry contact sequencer 1, and it is not required for the fully functional operation of the wet/dry contact sequence ⁇ .
  • the code control chip 120 may be configured to include application or customer specific code with encrypted or non-encrypted data security.
  • the code control chip 120 function may be implemented externally via the data communication interface 19.
  • the code control chip 120 may be configured to store the following information: access control code and data, alert control code and data, authentication control code and data, encryption control code and data, chip control code and data, license control code and data, validation control code and data, and/or checksum control code and data.
  • FIG. 3A is a schematic diagram of the example wet/dry contact sequencer 1 of FIG. 2, according to some embodiments. More specifically, FIG.
  • the coil power termination circuit 11 may include the following elements: a first coil power terminal J1 and a second coil power terminal J2.
  • the coil power protection circuit 12 may include the following elements: an overvoltage protection arrangement MOV1, an overcurrent protection element (e.g., a fuse) FI, and reverse polarity protection diodes D1 and D2.
  • an overvoltage protection arrangement MOV1 MOV1
  • an overcurrent protection element e.g., a fuse
  • reverse polarity protection diodes D1 and D2 e.g., transient and noise filtering elements may be included as part of the coil power protection circuit 12.
  • the coil driver termination circuit 13 may include the following elements: a first relay coil driver terminal J3 and a second relay coil driver terminal J4.
  • the coil driver protection circuit 14 may include the following elements: an overvoltage protection arrangement MOV2 and an overcurrent protection element (e.g., a fuse) F2.
  • the coil driver protection circuit 14 may include reverse polarity protection.
  • the court driver protection circuit 14 may include transient and noise filtering elements.
  • the logic power supply 15 may include the following elements: a DC-to-DC converter PS 1 (or an AC-to-DC converter if the power supply is coupled to an AC source); input noise filtering and transient protection via capacitive elements C3, C4, and inductance LI; an input bulk energy storage capacitor Cl ; an output bulk energy storage capacitor C2; and an output noise filtering capacitor C5.
  • the logic power supply 15 may include an external power converter.
  • the following functions may be provided internally to PS1 (or may be provided externally as an option): dielectric isolation, overvoltage protection, overcurrent protection, product safety certifications, and electromagnetic compatibility certifications.
  • the coil signal converter 16 may include the following elements: current limiting elements such as a solid-state relay U1 and resistors R1 and R9; dielectric isolation Ul; signal indication LED1; and signal rectification (e.g., a bridge rectifier) BR1.
  • the coil signal converter 16 may optionally include signal filtering, signal shaping, transient filtering, and noise filtering.
  • the mode control switches 17 may include the following elements: push buttons SI for hard resets, clearings, or acknowledgements; and DIP switches S2. Alternatively, the mode control switches
  • 17 may include keypad or keyboard switches.
  • the data communications interface 19 may include the following elements: a digital signal isolator U9; and internal transmit data (TxD) termination R4; and internal receive data (RxD) termination R5; an external receive data (Ext RxD) termination R6; and an external transmit data (Ext TxD) termination R7.
  • the status indicators 110 may include the following elements: signal buffers, drivers, or inverters U10 and U11; a dual LED LED2; and an LED current limiting element R8.
  • the dry coil power switch 111 may include the following elements: solid-state relays U2 and U3; and a current limiting element R2. In some aspects, the dry coil power switch 111 may optionally include electromechanical relays. [0070] In some aspects, the wet coil power switch 112 may include the following elements: solid-state relays U2 and U3; and a current limiting element R3. In some aspects, the wet coil power switch 111 may optionally include electromechanical relays.
  • the dry coil current sensor 113 may include the following elements: a solid-state relay U4; and a reverse polarity protection element D5.
  • the dry coil current sensor 113 may optionally include optoisolators, optocouplers, solid-state relays, Reed relays, and/or Hall effect sensors.
  • the dry coil current sensor 113 may be configured with SSR AC or DC input, and SSR AC or DC output
  • the wet coil current sensor 114 may include the following elements: a solid-state relay U4; and a reverse polarity protection element D5.
  • the wet coil current sensor 114 may optionally include optoisolators, optocouplers, solid-state relays, Reed relays, and/or Hall effect sensors.
  • the wet coil current sensor 114 may be configured with SSR AC or DC input, and SSR AC or DC output
  • the dry coil power failure bypass switch 115 may include the following elements: a dual pole dual throw (DPDT) relay Kl; and an electromagnetic field (EMF) fly-back voltage suppression diode D3.
  • the dry coil power failure bypass switch 115 is configured to provide the following functions: coil power failure protection; and automatic relay coil driver bypass.
  • the dry coil power failure bypass switch 115 may optionally include a single DPDT configuration, a multi-form configuration, or another type of configuration.
  • the wet coil power failure bypass switch 116 may include the following elements: a dual pole dual throw (DPDT) relay K2; and an electromagnetic field (EMF) fly-back voltage suppression diode D4.
  • the wet coil power failure bypass switch 116 is configured to provide the following functions: coil power failure protection; and automatic relay coil driver bypass.
  • the wet coil power failure bypass switch 116 may optionally include a single DPDT configuration, a multi-form configuration, or another type of configuration.
  • the dry coil power termination 117 may include the following elements: a first dry coil terminal J5; and a second dry coil terminal J6.
  • the wet coil power termination 118 may include the following elements: a first dry coil terminal J7; and a second dry coil terminal J8.
  • the power indicator 119 may include a power indicator element LED3 and a resistor RIO.
  • FIG. 3B is a schematic diagram illustrating input and output signal configurations of a controller circuit within the example wet/dry contact sequencer of FIG. 2, according to some embodiments.
  • controller signal inputs of controller 18 may include CDI, DCI, RXD, SI, S2A, S2B, S2C, and WCI.
  • Signal outputs of controller 18 may include DCO, SIOl, SI02, TXD, and WCO.
  • the controller 18 coil driver input pin (CDI) receives the logic state of the coil signal converter 16.
  • CDI may be the logic state of the deenergized coil driver
  • /CDI may be the logic state of the energized coil driver.
  • CDI may be normally high when relay coil driver voltage is not present, and CDI may be pulled low when relay coil driver voltage is present.
  • the controller 18 dry coil input pin (DCI) receives the logic state of the dry coil current sensor 113. DCI is the logic state when the dry coil current is absent, and /DCI is the logic state when the dry coil current is present
  • the controller 18 received data input pin (RXD) receives the receive data logic state from the data communications interface 19.
  • RXD identifies the receive data communications mark, and /RXD identifies the receive data communications space.
  • the controller 18 push button switch input pin receives the logic state from the mode control switches interface 17.
  • SI represents the push button open logic state
  • /SI represents the push button closed logic state.
  • the controller 18 DIP switch input pin receives the logic state from the mode control switches interface 17.
  • S2A is the logic label state when the DIP switch is open, and /S2A is the logic label state when the DIP switch is closed.
  • the controller 18 DIP switch input pin receives the logic state from the mode control switches interface 17.
  • S2B is the logic label state when the DIP switch is open, and /S2B is the logic label state when the DIP switch is closed.
  • the controller 18 DIP switch input pin receives the logic state from the mode control switches interface 17.
  • S2C is the logic label state when the DIP switch is open, and /S2C is the logic label state when the DIP switch is closed.
  • the controller 18 wet coil input pin receives the logic state of the wet coil current sensor 114. WCI is the logic label state when the wet coil current is absent, and /WCI is the logic label state when the wet coil current is present.
  • the controller 18 dry coil output pin transmits the logic state to the dry coil power switch 111. DCO is the logic label state when the dry coil output is energized, and /DCO is the logic label state when the dry coil output is de-energized.
  • the controller 18 status indicator output pin transmits the logic state to the status indicators 110.
  • SIOl is the logic label state when the status indicator 1 output is high
  • /SIOl is the logic label state when the status indicator 1 output is low.
  • the controller 18 status indicator output pin (SI02) transmits the logic state to the status indicators 110.
  • SI02 is the logic label state when the status indicator 2 output is high
  • /SI02 is the logic label state when the status indicator 2 output is low.
  • the controller 18 transmit data output pin (TXD) transmits the transmit data logic state to the data communications interface 19.
  • TXD is the logic label state identifying the transmit data communications mark
  • /TXD is the logic label state identifying the transmit data communications space.
  • the controller 18 dry coil output pin (WCO) transmits the logic state to the wet coil power switch 112. WCO is the logic state when the wet coil output is energized, and /WCO is the logic state when the wet coil output is de-energized.
  • FIG. 3C is a schematic diagram of a code control chip (e.g., 120) within the example wet/dry contact sequencer of FIG. 2, according to some embodiments.
  • the code control chip 120 can be configured with inputs and outputs for serial data communications.
  • the code control chip 120 may include memory for storing fixed programs, temporary data, and sequencing algorithms (e.g., as discussed in connection with FIG 4).
  • the wet/dry contact sequencer 1 registers may be located internally or externally to the controller 18.
  • the code control chip 120 can be configured to store the wet/dry contact sequencer 1 registers that are described hereinbelow.
  • address and data may be written into or read back from the registers through a communication interface using either UART, SPI or any other processor communication method.
  • the registers may contain data for the following operations: calculating may be understood to involve performing mathematical operations; controlling may be understood to involve processing input data to produce desired output data; detecting may be understood to involve noticing or otherwise detecting a change in the steady state; indicating may be understood to involve issuing notifications to the users; logging may be understood to involve associating dates, times, and events; measuring may be understood to involve acquiring data values about physical parameters; monitoring may be understood to involve observing the steady states for changes; processing may be understood to involve performing controller or processor-tasks for one or more events; and recording may be understood to involve writing and storing events of interest into mapped registers.
  • the wet/dry contact sequencer 1 registers may contain data arrays, data bits, data bytes, data matrixes, data pointers, data ranges, and data values.
  • the wet/dry contact sequencer 1 registers may store control data, default data, functional data, historical data, operational data, and statistical data.
  • the wet/dry contact sequencer 1 registers may include authentication information, encryption information, processing information, production information, security information, and verification information.
  • the wet/dry contact sequencer 1 registers may be used in connection with external control, external data processing, factory use, future use, internal control, internal data processing, and user tasks.
  • reading a specific register byte, bytes, or bits may reset the value to zero (0).
  • a mode register (illustrated in TABLE 1) may be configured to contain the data bits for the selected sequencer mode.
  • the sequencer may be shut down in order to reduce the current draw to a minimum level. Shutting down the sequencer powers down all active components of the wet/dry contact sequence ⁇ 1 , including the controller 18. In this mode, the module may not respond to any external input or communication command. A temporary transition to the high state on the sequencer’s external reset switch/pin is required to bring the wet/dry contact sequencer 1 back to normal operation.
  • the wet/dry contact sequencer 1 may be pre-loaded with register default settings. In the default mode, the wet/dry contact sequencer 1 may operate stand-alone and independently as instructed by the factory default settings.
  • Read and Write commands may be used in connection with the mode register: Read @ 0x60, and Write @ 0x20.
  • an alert register (illustrated in TABLE 2) may be configured to contain the data bits for the selected alert method.
  • Read and Write commands may be used in connection with the alert register: Read @ 0x61 , and Write @ 0x21.
  • a code control register (illustrated in TABLE 3) may be configured to contain the data array pointers for the selected code type.
  • the following Read and Write commands may be used in connection with the code control register: Read @ 0x62, and Write @ 0x22.
  • a contact limits register (illustrated in TABLE 4) may be configured to contain the data array pointers for the selected contact limit specification.
  • Read and Write commands may be used in connection with the contact limits register: Read @ 0x63, and Write @ 0x23.
  • a data communication register (illustrated in TABLE
  • 5) may be configured to contain the data bits for the selected data communications method.
  • Read and Write commands may be used in connection with the data communication register: Read @ 0x64; and Write @ 0x24.
  • a coil driver parameter register (illustrated in TABLE 6) may be configured to contain the data array pointers for the selected coil driver parameter specification. [00117] In some aspects, the following Read and Write commands may be used in connection with the coil driver parameter register: Read @ 0x65, and Write @ 0x25.
  • a coil driver pattern register (illustrated in TABLE 7) may be configured to contain the data bits for the selected coil driver pattern condition.
  • a dry delay register (illustrated in TABLE 8) may be configured to contain the values for the dry delay timing.
  • Read and Write commands may be used in connection with the dry relay register: Read @ 0x67, and Write @ 0x27.
  • a fault register (illustrated in TABLE 9) may be configured to contain the data bits for the selected fault condition.
  • Read and Write commands may be used in connection with the fault register: Read @ 0x68, and Write @ 0x28.
  • a flash code register (illustrated in TABLE 10) may be configured to contain the data bits for the selected LED flash code colors.
  • Read and Write commands may be used in connection with the flash code register: Read @ 0x69, and Write @ 0x29.
  • a history register (illustrated in TABLE 11) may be configured to contain the data array pointers far the selected history information.
  • Read and Write commands may be used in connection with the history register: Read @ 0x6A, and Write @ Qx2A
  • an input register (illustrated in TABLE 12) may be configured to contain the data bits for the selected input status.
  • Read and Write commands may be used in connection with the input register: Read @ 0x6B, and Write @ 0x2B.
  • an LED color register (illustrated in TABLE 13) may be configured to contain the data bits for the selected LED color.
  • Read and Write commands may be used in connection with the LED color register: Read @ 0x6C, and Write @ 0x2C.
  • an output register (illustrated in TABLE 14) may be configured to contain the data bit for the selected output status.
  • Read and Write commands may be used in connection with the output register: Read @ 0x6D, and Write @ 0x2D.
  • a state register (illustrated in TABLE 15) may be configured to contain the data array pointers for the selected state information.
  • Read and Write commands may be used in connection with the state register: Read @ 0x6E, and Write @ 0x2E.
  • a statistics register (illustrated in TABLE 16) may be configured to contain the data array pointers far the selected statistics informatioa
  • Read and Write commands may be used in connection with the statistics register: Read @ 0x6F ; and Write @ 0x2F.
  • a status register (illustrated in TABLE 17) may be configured to contain the data array pointers fra- the selected status information.
  • Read and Write commands may be used in connection with the status register: Read @ 0x70, and Write @ 0x30.
  • a version register (illustrated in TABLE 18) may be configured to contain the data array pointers for the version information.
  • Read and Write commands may be used in connection with the version register: Read @ 0x71, and Write @ 0x31.
  • a wet delay timer register (illustrated in TABLE 19) may be configured to contain the values for the wet delay timing.
  • Read and Write commands may be used in connection with the wet delay time ⁇ register: Read @ 0x72, and Write @ 0x32.
  • a switch debounce timer register (illustrated in
  • TABLE 20 may be configured to contain the values for the switch debounce timing.
  • Read and Write commands may be used in connection with the switch debounce timer register: Read @ 0x73, and Write @ 0x33.
  • a receive data timer register (illustrated in TABLE 21) may be configured to contain the values for the receive data timing.
  • Read and Write commands may be used in connection with the receive data timer mode register: Read @ 0x74, and Write @ 0x34.
  • Read and Write commands may be used in connection with the transmit data timer register: Read @ 0x75, and Write @
  • a wet coil output timer register (illustrated in TABLE 23) may be configured to contain the values for the wet coil output timing.
  • Read and Write commands may be used in connection with the wet coil output timer register: Read @ 0x76, and Write @ 0x36.
  • a wet current input time- register (illustrated in TABLE 24) may be configured to contain the values for the wet current input timing.
  • the following Read and Write commands may be used in connection with the wet current input timer register: Read @ 0x77, and Write @ 0x37.
  • a dry coil output timer register (illustrated in TABLE 25) may be configured to contain the values for the dry coil output timing.
  • Read and Write commands may be used in connection with the dry coil output timer register: Read @ 0x78, and Write @ 0x38.
  • a dry current input timer register (illustrated in TABLE 26) may be configured to contain the values for the dry current input timing. [00177] In some aspects, the following Read and Write commands may be used in connection with the dry current input timer register: Read @ 0x79, and Write @ 0x39.
  • TABLE 27 may be configured to contain the values for the signal indicator output timing.
  • Read and Write commands may be used in connection with the signal indicator output timer register: Read @ 0x7A, and Write @ 0x3 A.
  • FIG. 4 depicts a timing diagram for sequencing dry and wet relay coils using the example wet/dry contact sequencer of FIG. 2, according to some embodiments.
  • the controller 18 may configure one or more timers
  • Example timer labels and definitions of different timers that may be configured by controller 18 include the following:
  • a coil driver input timer may be used to delay the processing for the logic state of the coil driver input signal:
  • COIL DRIVER INPUT TIMER is the label when the timer is running.
  • a switch debounce timer may be used to delay the processing for the logic state of the switch input signal:
  • SWITCH DEBOUNCE TIMER is the label when the timer is running.
  • a receive data timer may be used to delay the processing for the logic state of the receive data input signal: RECEIVE_DATA_TIMER is the label when the timer is running.
  • a transmit data timer may be used to delay the processing for the logic state of the transmit data output signal:
  • TRANSMIT DATA TIMER is the label when the timer is running.
  • a wet coil output time ⁇ may be used to delay the processing for the logic state of the wet coil output signal: WET COIL O U TPUT TIMER is the label when the timer is running.
  • a wet current input timer may be used to delay the processing for the logic state of the wet current input signal: WET CURRENT INPUT TIMER is the label when the timer is running.
  • a dry coil output timer may be used to delay the processing for the logic state of the dry coil output signal:
  • DRY COIL OUTPUT TIMER is the label when the timer is running.
  • a dry current input timer may be used to delay the processing for the logic state of the dry current input signal:
  • DRY CURRENT INPUT TIMER is the label when the timer is running.
  • a signal indicator output 1 timer may be used to delay the processing for the logic state of the signal indicator output 1 signal: SIGNAL INDICATOR OUTPUT TTMER is the label when the timer 1 is running.
  • a signal indicator output 2 timer may be used to delay the processing for the logic state of the signal indicator output 2 signal: SIGNAL INDIC AT OR OUTPUT TIMER is the label when the timer 2 is running.
  • wet/dry sequencing algorithm in TABLE 28 may be used by the wet/dry contact sequencer 1 to sequence the wet and dry contacts:
  • timing diagram 400 illustrates output signal levels associated with the relay coil driver 3, the dry relay coil 5, and the wet relay coil 6.
  • the relay coil driver is ON (i.e., relay coil driver voltage is present at time Tl), which results in the COIL DRIVER INPUT being pulled to low (or having a falling edge)
  • the dry relay coil output is also activated at time T 1 (i.e., the dry contact is energized and makes a connection).
  • a wet coil output timer is then activated and at time T2 (after time delay tdon), the wet relay coil output is activated (i.e., the wet contact is energized and makes a connection).
  • the wet relay coil output is also deactivated at time T3 (i.e., the we* relay is de-energized and breaks the connection).
  • a dry coil output timer is then activated and at time T4 (after time delay tdoff), the dry relay coil output is deactivated (i.e., the dry relay is deenergized and breaks the connection).
  • wet/dry coil fault detection algorithm in TABLE 29 may be used by the wet/dry contact sequencer 1 to detect faults in the wet or dry coils:
  • DRY_ COIL INPUT being HIGH indicates an absence of dry coil current (which may be detected via the dry coil current sensor 113).
  • DRY_COIL_OUTPUT is HIGH (indicating energization of the dry coil) and after DRY COIL INPUT TIMER runs out and no dry coil current is detected, a dry coil fault is declared (e.g., DRY_COIL_FAULT bit is high).
  • WET COILJNPUT being HIGH indicates an absence of wet coil current (which may be detected via the wet coil current sensor 114).
  • WET COIL OUTPU T When WET COIL OUTPU T is HIGH (indicating energization of the wet coil) and after WET COIL INPUT TIMER runs out and no wet coil current is detected, a wet coil fault is declared (e.g., WET_COIL_FAULT bit is high). The faults may be sustained until a CLEAR command is received and processed by the controller 18.
  • FIG. 5 depicts a packaging example of the wet/dry contact sequencer 1, according to some embodiments.
  • FIG. 6 is a flowchart of a method 600 for detecting a fault during a wet/dry contact sequencer operation, according to some embodiments.
  • a signal converter circuit e.g., 16
  • the signal converter circuit may be configured to convert a signal indicative of energization status of a first set of switc able contacts and a second set of switchable contacts into a logic level control signal (e.g., the GDI signal), the signal received from a driver circuit (e.g., 3) via the pair of terminals (e.g., 13).
  • a logic level control signal e.g., the GDI signal
  • a controller circuit (e.g., 18) may be coupled to a first set of switdiable contacts (e.g., the contacts of the dry relay 5) and a second set of switchable contacts (e.g., the contacts of the wet relay 6).
  • the controller circuit may be configured to sequence activation or deactivation of the first set of switchable contacts and the second set of switchable contacts based on the logic level control signal. For example, activation or deactivation of the contacts may be sequenced based on the algorithm in TABLE 28 as well as the timing diagram in FIG. 4.
  • a first current sensor (e.g., 113) may be coupled to the first set of switchable contacts and the controller circuit (e.g., 18). The first current sensor may be configured to generate a first sensed current signal associated with detected current across the first set of switchable contacts.
  • a second current sensor (e.g., 114) may be coupled to the second set of switchable contacts and the controller circuit The second current sensor may be configured to generate a second sensed current signal associated with detected current across the second set of switchable contacts.
  • a status indicator (e.g., 110) may be coupled to the controller circuit
  • the status indicator may be configured to provide an indication of a fault based on a fault detection signal from the controller circuit.
  • fault detection may be performed in connection with the fault detection algorithm in TABLE 29 to detect a fault with the wet and/or dry relays.
  • the fault detection signal may be generated based on the first sensed current signal and the second sensed current signal (e.g., a fault may be detected based on whether or not the wet or dry coil are activated via the driver signal, and whether or not current is sensed at the wet or dry coil).
  • Example 1 is an electrical circuit, comprising: a first pair of terminals adapted to be connected across a first set of switchable contacts; a second pair of terminals adapted to be connected across a second set of switchable contacts, the second set of switchable contacts coupled to an arc suppression circuit; a controller circuit operatively coupled to the first and second pair of terminals, the controller circuit configured to sequence activation or deactivation of the first set of switchable contacts and the second set of switchable contacts based on a contact control signal, wherein during the activation, the first set of switchable contacts is activated prior to activation of the second set of switchable contacts, and during the deactivation, the second set of switchable contacts is deactivated prior to deactivation of the first set of switchable contacts; and a first power switching circuit operatively coupled to the first pair of terminals and the controller circuit, the first power switching circuit configured to switch power from an external power source and to trigger the activation or the deactivation of the first set of switchable contacts based on a first logic state signal
  • Example 3 the subject matter of Example 2 includes, wherein the first power switching circuit disconnects power to the first pair of terminals to trigger the deactivation of die first set of switchable contacts when the first logic state signal from the controller circuit comprises a logic low state.
  • Example 4 the subject matter of Examples 1-3 includes a second power switching circuit operatively coupled to the second pair of terminals and the controller circuit, the second power switching circuit configured to switch power from the external power source and to trigger the activation or the deactivation of the second set of switchable contacts based on a second logic state signal from the controller circuit [00215]
  • Example 5 the subject matter of Example 4 includes, wherein the second power switching circuit supplies power to the second pair of terminals to trigger the activation of the second set of switchable contacts when the second logic state signal from the controller circuit comprises a logic high state.
  • Example 6 the subject matter of Example 5 includes, wherein the second power switching circuit disconnects power to the second pair of terminals to trigger the deactivation of the second set of switchable contacts when the second logic state signal from the controller circuit comprises a logic low state.
  • Example 7 the subject matter of Examples 4-6 includes, wherein the controller circuit is configured to configure the first logic state signal to trigger the activation of the first set of switchable contacts when the contact control signal indicates an energized state for the first and second set of switchable contacts and the first and second set of switchable contacts are unpowered; initiate a first timer based on the activation of the first set of switchable contacts; and configure the second logic state signal to trigger the activation of the second set of switchable contacts, when the first timer expires.
  • Example 8 the subject matter of Example 7 includes, wherein the controller circuit is to: configure the second logic state signal to trigger the deactivation of the first set of switchable contacts when the contact control signal indicates a de-energized state for the first and second set of switchable contacts and the first and second set of switchable contacts are powered via the external power source; initiate a second timer based on the deactivation of the second set of switchable contacts; and configure the first logic state signal to trigger the deactivation of the first set of switchable contacts, when the second timer expires.
  • Example 9 the subject matter of Examples 1-8 includes, wherein the first set of switchable contacts are configured to break or make a first connection under no current, and the second set of switchable contacts are configured to break or make a second connection undo- current
  • Example 10 the subject matter of Examples 1-9 includes, wherein the first set of switchable contacts comprises a first relay coil and first relay contacts, and the second set of switchable contacts comprises a second relay coil and second relay contacts, the second relay contacts coupled to an arc suppressor.
  • Example 11 the subject matter of Examples 1-10 includes, wherein the contact control signal is a logic level control signal, and the electrical circuit further comprises: a signal converter circuit configured to convert a signal indicative of energization status of the first set of switchable contacts and the second set of switchable contacts into the logic level control signal.
  • the contact control signal is a logic level control signal
  • the electrical circuit further comprises: a signal converter circuit configured to convert a signal indicative of energization status of the first set of switchable contacts and the second set of switchable contacts into the logic level control signal.
  • Example 12 the subject matter of Example 11 includes, wherein the signal converter circuit comprises a plurality of current limiting elements coupled to a bridge rectifier.
  • Example 13 the subject matter of Examples 1-12 includes, a first current sensor operatively coupled to the first pair of terminals, the first current sensor configured to generate a first sensed current signal associated with detected current across the first set of switchable contacts; and a second current sensor operatively coupled to the second pair of terminals, the second current sensor configured to generate a second sensed current signal associated with detected current across the second set of switchable contacts.
  • Example 14 the subject matter of Example 13 includes, wherein the first sensed current signal is indicative of a magnitude of the detected current across the first set of switchable contacts, and the second sensed current signal is indicative of a magnitude of the detected current across the second set of switchable contacts.
  • Example 15 the subject matter of Examples 13-14 includes, wherein the first sensed current signal is indicative of presence or absence of current across the first set of switchable contacts, and the second sensed current signal is indicative of presence or absence of current across the second set of switchable contacts.
  • Example 16 the subject matter of Examples 13-15 includes, wherein the first current sensor comprises a first reverse polarity protection element coupled to a first solid state relay, and wherein the first solid state relay is configured to output the first sensed current signal.
  • Example 17 the subject matter of Example 16 includes, wherein the second current sensor comprises a second reverse polarity protection element coupled to a second solid state relay, and wherein the second solid state relay is configured to output the second sensed current signal.
  • Example 18 the subject matter of Examples 13-17 includes, wherein the controller circuit is configured to detect a fault in one or both of the first set of switchable contacts and the second set of switchable contacts based on the first sensed current signal and the second sensed current signal.
  • Example 19 the subject matter of Example 18 includes, a status indicator coupled to the controller circuit, the status indicator configured to provide an indication of the detected fault
  • Example 20 the subj ect matter of Examples 18-19 includes, wherein the controller circuit is configured to detect the fault in the first set of switchable contacts when the first logic state signal from the controller circuit indicates the first set of switchable contacts is activated and the first sensed current signal indicates an absence of current across the first set of switchable contacts.
  • Example 21 the subject matter of Examples 13-20 includes, a first power failure bypass circuit coupled to a power supply of the controller circuit and the first pair of terminals, the first power failure bypass circuit configured to activate or deactivate the first set of switchable contacts using the contact control signal, based on detecting failure of the power supply.
  • Example 22 the subject matter of Example 21 includes, a second power failure bypass circuit coupled to a power supply of the controller circuit and the second pair of terminals, the second power failure bypass circuit configured to activate or deactivate the second set of switchable contacts using the contact control signal, based on detecting the failure of the power supply.
  • Example 23 is a system, comprising: a first relay circuit comprising a first relay coil and a first set of switchable contacts; a second relay circuit comprising a second relay coil and a second set of switchable contacts; an arc suppression circuit coupled to the second set of switchable contacts; a coil driver termination circuit configured to receive a signal indicative of energization status of the first set of switchable contacts and the second set of switchable contacts; and a controller circuit operatively coupled to the coil driver termination circuit the first relay circuit, and the second relay circuit, wherein the controller circuit is configured to sequence activation or deactivation of the first set of switchable contacts and the second set of switchable contacts based on the signal indicative of energization status, and wherein the controller circuit is configured to sequence the activation or the deactivation while the second set of switchable contacts is protected by the arc suppression circuit
  • Example 24 the subject matter of Example 23 includes a first power switching circuit operatively coupled to the first set of switchable contacts and the controller circuit, the first power switching circuit configured to switch power from an external power source and to trigger the activation or the deactivation of the first set of switchable contacts based on the signal indicative of energization status.
  • Example 25 the subject matter of Example 24 includes a second power switching circuit operatively coupled to the second set of switchable contacts and the controller circuit, the second power switching circuit configured to switch power from the external power source and to trigger the activation or the deactivation of the second set of switchable contacts based on the signal indicative of energization status.
  • Example 26 the subject matter of Examples 23-25 includes, wherein the contact control signal is a logic level control signal, and the electrical circuit further comprises: a signal converter circuit configured to convert the signal indicative of energization status of the first set of switchable contacts and the second set of switchable contacts into a logic level control signal for communication to the control circuit [00237]
  • the subject matter of Example 26 includes, wherein the control circuit is configured to during an activation sequence based on the logic level control signal, activate the first set of switchable contacts prior to activation of the second set of switchable contacts, and during a deactivation sequence based on the logic level control signal, deactivate the second set of switchable contacts prior to deactivation of the first set of switchable contacts.
  • Example 28 is a method, comprising: coupling a signal converter circuit to a pair of terminals, the signal converter circuit configured to convert a signal indicative of energization status of a first set of switchable contacts and a second set of switchable contacts into a logic level control signal, the signal received from a driver circuit via the pair of terminals; coupling a controller circuit to a first set of switchable contacts and a second set of switchable contacts, the controller circuit configured to sequence activation or deactivation of the first set of switchable contacts and the second set of switchable contacts based on the logic level control signal; coupling a first current sensor to the first pair of terminals and the controller circuit, the first current sensor configured to generate a first sensed current signal associated with detected current across the first set of switchable contacts; coupling a second current sensor to the second pair of terminals and the
  • Example 30 the subject matter of Example 29 includes, coupling an arc suppression circuit in parallel with the second set of switchable contacts.
  • the subject matter of Examples 29-30 includes, wherein the first sensed current signal is indicative of a magnitude of the detected current across the first set of switchable contacts, and the second seised current signal is indicative of a magnitude of the detected current across the second set of switchable contacts.
  • the subject matter of Examples 29-31 includes, wherein the first sensed current signal is indicative of presence or absence of current across the first set of switchable contacts, and the second sensed current signal is indicative of presence or absence of current across the second set of switchable contacts.
  • Example 33 the subj ect matter of Examples 29-32 includes, wherein the controller circuit is configured to detect the fault in the first set of switchable contacts when the logic level control signal indicates the first set of switchable contacts is activated and the first sensed current signal indicates an absence of current across the first set of switchable contacts.
  • the subject matter of Examples 29-33 includes, wherein the controller circuit is configured to detect the fault in the second set of switchable contacts when the logic level control signal indicates the second set of switchable contacts is activated and the second sensed current signal indicates an absence of current across the second set of switchable contacts.
  • Example 35 the subject matter of Examples 29-34 includes, wherein the controller circuit is configured to detect the fault in the first set of switchable contacts when the logic level control signal indicates the first set of switchable contacts is deactivated and the first sensed current signal indicates a presence of current across the first set of switchable contacts.
  • Example 36 the subject matter of Examples 29-35 includes, wherein the controller circuit is configured to detect the fault in the second set of switchable contacts when the logic level control signal indicates the second set of switchable contacts is deactivated and the second sensed current signal indicates a presence of current across the second set of switchable contacts.
  • Example 37 is at least one machine-readable medium including instructions that, when executed by processing circuitry, cause the processing circuitry to perform operations to implement of any of Examples 1-36.
  • Example 38 is an apparatus comprising means to implement of any of Examples 1-36.
  • Example 39 is a system to implement of any of Examples 1-36.
  • Example 40 is a method to implement of any of Examples 1-36.

Landscapes

  • Relay Circuits (AREA)

Abstract

L'invention concerne un dispositif, un circuit, un système et un procédé de séquençage de contact. Un circuit électrique comprend une première paire de bornes conçues pour être connectées à un premier ensemble de contacts commutables, et une seconde paire de bornes conçues pour être connectées à un second ensemble de contacts commutables qui sont couplés à un circuit de suppression d'arc. Un circuit de commande est couplé aux première et seconde paires de bornes et est configuré pour séquencer l'activation ou la désactivation des premier et second ensembles de contacts sur la base d'un signal de commande de contact. Un premier circuit de commutation de puissance est couplé à la première paire de bornes et au circuit de commande. Le premier circuit de commutation de puissance est configuré pour commuter la puissance d'une source d'alimentation externe et pour déclencher l'activation ou la désactivation du premier ensemble de contacts commutables sur la base d'un premier signal d'état logique provenant du circuit de commande.
PCT/US2020/049807 2019-09-11 2020-09-09 Séquenceur de contact humide/sec WO2021050455A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201962898780P 2019-09-11 2019-09-11
US62/898,780 2019-09-11

Publications (1)

Publication Number Publication Date
WO2021050455A1 true WO2021050455A1 (fr) 2021-03-18

Family

ID=72659871

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2020/049807 WO2021050455A1 (fr) 2019-09-11 2020-09-09 Séquenceur de contact humide/sec

Country Status (1)

Country Link
WO (1) WO2021050455A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11195670B2 (en) 2019-01-29 2021-12-07 Arc Suppression Technologies Power contact fault clearing device
US11562863B2 (en) 2019-09-11 2023-01-24 Arc Suppression Technologies Power contact electrode surface plasma therapy

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4420784A (en) * 1981-12-04 1983-12-13 Eaton Corporation Hybrid D.C. power controller
US8619395B2 (en) 2010-03-12 2013-12-31 Arc Suppression Technologies, Llc Two terminal arc suppressor
WO2015197471A1 (fr) * 2014-06-24 2015-12-30 Eaton Industries (Netherlands) B.V. Disjoncteur sélectif
US9423442B2 (en) 2012-09-28 2016-08-23 Arc Suppression Technologies Arc suppressor, system, and method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4420784A (en) * 1981-12-04 1983-12-13 Eaton Corporation Hybrid D.C. power controller
US8619395B2 (en) 2010-03-12 2013-12-31 Arc Suppression Technologies, Llc Two terminal arc suppressor
US9423442B2 (en) 2012-09-28 2016-08-23 Arc Suppression Technologies Arc suppressor, system, and method
WO2015197471A1 (fr) * 2014-06-24 2015-12-30 Eaton Industries (Netherlands) B.V. Disjoncteur sélectif

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11195670B2 (en) 2019-01-29 2021-12-07 Arc Suppression Technologies Power contact fault clearing device
US11257633B2 (en) 2019-01-29 2022-02-22 Arc Suppression Technologies Power contact health assessor apparatus and method
US11348742B2 (en) 2019-01-29 2022-05-31 Arc Suppression Technologies Wet/dry contact sequencer
US11581151B2 (en) 2019-01-29 2023-02-14 Arc Suppression Technologies Power contact health assessor apparatus and method
US11862408B2 (en) 2019-01-29 2024-01-02 Arc Suppression Technologies Power contact fault clearing device
US11562863B2 (en) 2019-09-11 2023-01-24 Arc Suppression Technologies Power contact electrode surface plasma therapy

Similar Documents

Publication Publication Date Title
US10727005B1 (en) Wet/dry contact sequencer
US11562863B2 (en) Power contact electrode surface plasma therapy
WO2021050455A1 (fr) Séquenceur de contact humide/sec
CN105981127A (zh) 具有集成相位控制切换的继电器
EP4029045A1 (fr) Dispositif de suppression de défaut de contact d'alimentation
EP4029046A1 (fr) Appareil de prédiction de fin de vie à contact électrique
CN115136434A (zh) 具有通知和报告能力的断路器
EP4029047A1 (fr) Évaluateur de santé de contact électrique
Deng et al. Smart plug 2.0: A solid-state smart plug device preventing fire and shock hazards
CN106786354A (zh) 过压保护装置以及供电系统
CN104979799B (zh) 一种内燃机车主发电机自适应保护方法
CN105449848A (zh) 一种故障自诊断及自愈恢复的供电系统

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 20781140

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 20781140

Country of ref document: EP

Kind code of ref document: A1