WO2020228484A1 - Array substrate and manufacturing method therefor, and display panel - Google Patents
Array substrate and manufacturing method therefor, and display panel Download PDFInfo
- Publication number
- WO2020228484A1 WO2020228484A1 PCT/CN2020/085435 CN2020085435W WO2020228484A1 WO 2020228484 A1 WO2020228484 A1 WO 2020228484A1 CN 2020085435 W CN2020085435 W CN 2020085435W WO 2020228484 A1 WO2020228484 A1 WO 2020228484A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- electrode
- substrate
- thin film
- film transistor
- light emitting
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/805—Electrodes
- H10K50/81—Anodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/805—Electrodes
- H10K50/82—Cathodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/121—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements
- H10K59/1213—Active-matrix OLED [AMOLED] displays characterised by the geometry or disposition of pixel elements the pixel elements being TFTs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/30—Devices specially adapted for multicolour light emission
- H10K59/38—Devices specially adapted for multicolour light emission comprising colour filters or colour changing media [CCM]
Definitions
- the present disclosure relates to an array substrate, a manufacturing method thereof, and a display panel.
- TFT-LCD Thin Film Transistor-Liquid Crystal Display
- AMOLED Active Matrix Organic Light Emitting Diode
- the application provides an array substrate, a manufacturing method thereof, and a display panel.
- the present disclosure provides an array substrate including: a first substrate; and thin film transistors and light emitting devices disposed on the first substrate, wherein: the first substrate has a display area and a non-display area; The light emitting device is located in a non-display area, and the light emitting device is connected to a thin film transistor and a low level signal terminal and is configured to emit light under the control of the low level signal terminal and the thin film transistor in a conductive state.
- the light-emitting device is further configured to not emit light under the control of the low-level signal terminal and the thin film transistor in an off state.
- the light emitting device includes a first electrode, a second electrode and an organic light emitting layer; the first electrode is located on a side of the organic light emitting layer close to the first substrate; the second electrode is located The organic light-emitting layer is far away from the first substrate; the first electrode and the second electrode are configured to apply an electric field to the organic light-emitting layer; and the organic light-emitting layer is configured to be in the electric field Glows under the effect of light.
- the orthographic projection of the thin film transistor on the first substrate covers the orthographic projection of the light emitting device on the first substrate.
- the first substrate further includes a pixel electrode; the light-emitting device is located on a side of the thin film transistor away from the first substrate; the first electrode and the pixel electrode are formed by the same process, and Connected to the drain electrode of the thin film transistor; the second electrode is connected to the low-level signal terminal; the first electrode is a transmissive electrode; and the second electrode is a reflective electrode.
- the first electrode and the gate electrode of the thin film transistor are formed by the same process and are connected to the low-level signal terminal; the second electrode and the source and drain electrodes of the thin film transistor are formed by the same process and are formed by the same process as the thin film transistor.
- the drain electrode of the transistor is connected; the first electrode is a reflective electrode; and the second electrode is a transmissive electrode.
- the size of the first electrode, the second electrode and the organic light emitting layer is smaller than the size of the gate electrode of the thin film transistor.
- the first electrode and the source and drain electrodes of the thin film transistor are formed by the same process and are connected with the drain electrode of the thin film transistor; the second electrode and the pixel electrode are formed by the same process and are connected with the low-level signal Terminal connection; the first electrode is a reflective electrode; and the second electrode is a transmissive electrode.
- the first electrode is located on the side of the passivation layer of the thin film transistor away from the first substrate, and is connected to the gate electrode or the drain electrode of the thin film transistor; the second electrode and the pixel electrode are formed by the same process, And connected to a low-level signal terminal; the first electrode is a reflective electrode; and the second electrode is a transmissive electrode.
- the array substrate is used in a thin film transistor liquid crystal display, and wherein the light emitting device is also located in the display area.
- the present disclosure provides a display panel, including: an array substrate as described above; and a color filter substrate disposed opposite to the array substrate.
- the color filter substrate includes a second substrate, and a black matrix layer and a protective layer disposed on the second substrate; the protective layer is located on the side of the black matrix layer close to the first substrate And the orthographic projection of the black matrix layer on the first substrate covers the orthographic projection of the light-emitting device on the first substrate.
- the present disclosure provides a method for manufacturing an array substrate, including: providing a first substrate, wherein the first substrate has a display area and a non-display area; and forming a thin film on the first substrate A transistor and a light emitting device, wherein the light emitting device is located in a non-display area, and wherein the light emitting device is connected to a thin film transistor and a low-level signal terminal and is configured as a thin film transistor at the low-level signal terminal and in a conductive state Glowing under the control.
- the forming a thin film transistor and a light emitting device on the first substrate includes: forming a thin film transistor on the first substrate; and sequentially forming a first electrode and an organic light emitting device on the side of the thin film transistor away from the first substrate. Layer and second electrode to form a light emitting device.
- the forming the thin film transistor and the light-emitting device on the first substrate includes: forming a gate electrode and a first electrode on the first substrate using the same process; and sequentially forming the gate electrode on the side away from the first substrate.
- the forming a thin film transistor and a light emitting device on the first substrate includes: forming a gate electrode on the first substrate; and sequentially forming a gate insulating layer and an active layer on the side of the gate electrode away from the first substrate.
- the source and drain electrodes and the first electrode are formed by the same process on the side of the active layer away from the first substrate; the passivation layer is formed on the side of the source and drain electrodes away from the first substrate; the first electrode is away from the first substrate.
- An organic light-emitting layer is formed on the side; and the pixel electrode and the second electrode are formed by the same process on the side of the organic light-emitting layer away from the first substrate.
- the forming a thin film transistor and a light emitting device on the first substrate includes: forming a gate electrode on the first substrate; and sequentially forming a gate insulating layer and an active layer on the side of the gate electrode away from the first substrate.
- Source and drain electrodes and passivation layer; the first electrode and the organic light-emitting layer are formed in sequence on the side of the passivation layer away from the first substrate; the pixel electrode and the first electrode are formed by the same process on the side of the organic light-emitting layer away from the first substrate Two electrodes.
- the array substrate is used in a thin film transistor liquid crystal display, and wherein the light emitting device is also located in the display area.
- FIG. 1 is a top view of an array substrate provided by an embodiment of the application
- Figure 2 is a cross-sectional view corresponding to Figure 1;
- FIG. 3 is a top view of an array substrate provided by an embodiment of the application.
- Figure 4 is a cross-sectional view corresponding to Figure 3;
- FIG. 5 is a schematic structural diagram of a light emitting device provided by an embodiment of the application.
- FIG. 6 is a schematic structural diagram of an array substrate provided by an embodiment of the application.
- FIG. 7 is a schematic structural diagram of an array substrate provided by an embodiment of the application.
- FIG. 8 is a schematic structural diagram of an array substrate provided by an embodiment of the application.
- FIG. 9 is a schematic structural diagram of an array substrate provided by an embodiment of the application.
- FIG. 10A is a schematic structural diagram corresponding to FIG. 9;
- FIG. 10B is a schematic structural diagram corresponding to FIG. 9;
- FIG. 11 is a flowchart of a manufacturing method of an array substrate provided by an embodiment of the application.
- FIG. 12 is a schematic structural diagram of a display panel provided by an embodiment of the application.
- the specification may have presented the method and/or process as a specific sequence of steps. However, to the extent that the method or process does not depend on the specific order of the steps described herein, the method or process should not be limited to the steps in the specific order described. As those of ordinary skill in the art will understand, other sequence of steps are also possible. Therefore, the specific order of steps set forth in the specification should not be construed as a limitation on the claims. In addition, the claims for the method and/or process should not be limited to executing their steps in the written order. Those skilled in the art can easily understand that these orders can be changed and still remain within the spirit and scope of the embodiments of the present application. Inside.
- the thin film transistors used in all the embodiments of the present application may be P-type thin film transistors or N-type thin film transistors, and the thin film transistors used in the embodiments of the present invention may be oxide semiconductor transistors.
- the thin film transistor for example, a thin film transistor with a bottom gate structure or a top gate structure can be selected, as long as the switching function can be realized.
- the purpose of this application is to provide an array substrate, a manufacturing method thereof, and a display panel, which can increase the on-state current of the thin film transistor, which not only prolongs the service life of the array substrate, but also improves the stability and display quality of the array substrate.
- FIG. 1 is a top view 1 of the array substrate provided by an embodiment of the application
- FIG. 2 is a cross-sectional view corresponding to FIG. 1
- FIG. 3 is a top view 2 of the array substrate provided by an embodiment of the application.
- Fig. 4 is a cross-sectional view corresponding to Fig. 3.
- the array substrate provided by the embodiment of the present application includes: a first substrate 100 and a thin film transistor 10 and a light emitting device 20 disposed on the first substrate 100.
- the first substrate 100 includes a display area and a non-display area.
- the light emitting device 20 is located in the non-display area.
- the light emitting device 20 is connected to the thin film transistor 10 and the low-level signal terminal VGL and is configured to emit light under the control of the low-level signal terminal VGL and the thin film transistor 10 in an on state.
- the first substrate 100 may be a rigid substrate or a flexible substrate.
- the rigid substrate can be, but is not limited to, one or more of glass and metal sheet.
- the flexible substrate can be, but is not limited to, polyethylene terephthalate, ethylene terephthalate, polyetheretherketone, polystyrene, polycarbonate, polyarylate, polyarylate, One or more of polyimide, polyvinyl chloride, polyethylene, and textile fibers.
- the thin film transistors 10 can be N-type thin film transistors or P-type thin film transistors, which can unify the process flow, reduce the process process, and help improve the yield of products.
- all transistors in the embodiments of the present invention are low-temperature polysilicon thin film transistors.
- a thin film transistor with a bottom gate structure or a thin film transistor with a top gate structure can be selected, as long as the switching function can be realized.
- the low-level signal terminal VGL is used to continuously provide a low-level signal. It should be noted that, in order to ensure that the light-emitting device can emit light normally, there is a voltage difference between the voltage value of the signal of the low-level signal terminal VGL and the voltage value of the signal of the drain electrode of the thin film transistor in the ON state.
- the thin film transistor includes a gate electrode 12, a gate insulating layer, an active layer, a source electrode 15 and a drain electrode 16.
- the light emitting device 20 may be connected to the gate electrode or the drain electrode of the thin film transistor 10, for example.
- FIG. 1 illustrates the connection between the light-emitting device 20 and the drain electrode 16 in the thin film transistor as an example
- FIG. 3 illustrates the connection between the light-emitting device and the gate electrode in the thin film transistor as an example. The example does not make any restrictions on this.
- the array substrate in this embodiment can be used for thin film transistor liquid crystal displays, and can also be used for organic light emitting diode displays.
- the light emitting device 20 may be located in the non-display area, and may also be located in the display area and the non-display area.
- the light emitting device 20 is only located in the non-display area and is used to provide light to the thin film transistor in the gate driving circuit.
- the light emitting device 20 and the thin film transistor 10 connected to the light emitting device 20 are located in the same area, and are used to provide light to the thin film transistor 10 connected to the light emitting device 20. That is, when the thin film transistor 10 connected to the light emitting device 20 is located in the display area, the light emitting device 20 is located in the display area, and when the thin film transistor 10 connected to the light emitting device 20 is located in the non-display area, the light emitting device 20 is located in the non-display area.
- the embodiment of the present application improves the on-state current of the thin film transistor through the light emitting device. On the one hand, it improves the transmittance of the display area of the array substrate. On the other hand, when the thin film transistor is manufactured, the thin film transistor can be appropriately reduced. The channel ratio is reduced to reduce the size of the thin film transistor, thereby realizing the narrow frame of the array substrate.
- the array substrate provided by the embodiment of the present application includes: a first substrate, and thin film transistors and light emitting devices arranged on the first substrate.
- the first substrate includes a display area and a non-display area.
- the light emitting device is located in the non-display area.
- the light emitting device is connected to the thin film transistor and the low level signal terminal and is configured to emit light under the control of the low level signal terminal and the thin film transistor in a conductive state.
- the light-emitting device is provided on the first substrate, and the on-state current of the thin film transistor is increased by emitting light from the light-emitting device, which not only prolongs the service life of the array substrate, but also improves the stability and display quality of the array substrate.
- the light emitting device 20 is also used to not emit light under the control of the low level signal terminal VGL and the thin film transistor 10 in the off state.
- the voltage value of the signal of the low-level signal terminal VGL is equal to the voltage value of the signal of the drain electrode of the thin film transistor in the off state.
- FIG. 5 is a schematic structural diagram of a light emitting device provided by an embodiment of the application.
- the light-emitting device 20 provided by the embodiment of the present application includes: a first electrode 21, an organic light-emitting layer 22 and a second electrode 23.
- the first electrode 21 is located on the side of the organic light emitting layer 22 close to the first substrate, and the second electrode 23 is located on the side of the organic light emitting layer 22 away from the first substrate.
- the first electrode 21 and the second electrode 23 are used to connect the organic light emitting layer 22 An electric field is applied, and the organic light emitting layer 22 is used to emit light under the action of the electric field.
- the size of the first electrode, the second electrode and the organic light-emitting layer may be slightly smaller than the size of the gate electrode of the thin film transistor. Considering the alignment deviation of the manufacturing process, it will not affect other regions.
- the organic light emitting layer 22 can convert electrical energy into light energy.
- the organic light emitting layer 22 includes: a hole injection layer 221, a hole transport layer 222, a light emitting layer 223, an electron transport layer 224 and an electron injection layer 225.
- the holes and electrons injected by the two electrodes 23 recombine in the organic light-emitting layer to generate excitons to realize light emission.
- the host material of the hole injection layer 221 includes molybdenum trioxide, tungsten trioxide, or vanadium pentoxide, and the embodiment of the present application is not limited thereto.
- the host material of the hole transport layer 222 may be polyparaphenylene vinylenes, polythiophenes, polysilanes, triphenylmethanes, triarylamines, hydrazones, pyrazolines, and azoles. , Carbazoles, butadienes or other similar materials with hole transport properties, the embodiments of the present application are not limited thereto.
- the host material of the light-emitting layer 223 includes 4-(dinitrile methyl)-2-butyl-6-(1,1,7,7-tetramethyljulonidine-9-vinyl) -4H-pyran (DCJTB), 9,10-bis( ⁇ -naphthyl)anthracene (ADN), 4,4'-bis(9-ethyl-3-carbazole vinyl)-1,1'- Biphenyl (BCzVBi) or 8-hydroxyquinoline aluminum, the embodiments of the present application are not limited thereto.
- the thickness of the electron transport layer 224 is 40 to 80 nanometers
- the host material of the electron transport layer includes 4,7-diphenyl-1,10-phenanthroline (Bphen), 1,2,4-tri Azole derivatives or 1,3,5-tris(1-phenyl-1H-benzimidazol-2-yl)benzene (TPBi)
- the material of the electron transport layer is high electron mobility and can effectively conduct electrons
- the embodiments of this application are not limited thereto.
- the host material of the electron injection layer 225 includes cesium carbonate, cesium fluoride, cesium azide, or lithium fluoride.
- each layer of the organic light-emitting layer can be made by an evaporation process.
- the array substrate provided by the embodiment of the present application further includes a pixel electrode disposed in the display area, and the pixel electrode is located in the display area and connected to the drain electrode of the thin film transistor located in the display area.
- the first position relationship is that the orthographic projection of the thin film transistor on the first substrate covers the orthographic projection of the light emitting device on the first substrate, that is, The light emitting device is located on the side of the thin film transistor away from the first substrate.
- the second positional relationship is that there is no overlap between the orthographic projection of the thin film transistor on the first substrate and the orthographic projection of the light emitting device on the first substrate, that is, the light emitting device is located on the thin film.
- the side surface of the transistor is not limited in the embodiment of the present application. It should be noted that FIG. 1 uses the second position relationship as an example for description, and FIG. 3 uses the first position relationship as an example for description, which is not limited in the embodiment of the present application.
- FIG. 6 is a schematic structural diagram of an array substrate provided by an embodiment of the application.
- the light emitting device 20 when the thin film transistor 10 and the light emitting device 20 are in the first positional relationship, in the array substrate provided by the embodiment of the present application, the light emitting device 20 is located on the side of the thin film transistor 10 away from the first substrate 100, wherein, The first electrode 21 and the pixel electrode are formed by the same manufacturing process, and are connected to the drain electrode 16 of the thin film transistor 10, and the second electrode 23 is connected to a low-level signal terminal (not shown in the figure).
- the first electrode 21 is a transmissive electrode
- the second electrode 23 is a reflective electrode
- the first electrode 21 is used to make the organic light-emitting layer 22 emit light.
- the light is transmitted to the thin film transistor
- the second electrode 23 is used to reflect the light emitted from the organic light-emitting layer to the second electrode 23 to increase the utilization rate of the light.
- the thin film transistor includes: a gate electrode 12, a gate insulating layer 13, an active layer 14, a source electrode 15, a drain electrode 16, and a passivation layer 17, wherein the passivation layer 17 is provided with a via hole.
- the electrode 21 is connected to the drain electrode 16 of the thin film transistor through a passivation layer via.
- the thickness of the first electrode 21 is 400-1500 angstroms, and the material of the first electrode 21 is a transparent conductive material, such as indium tin oxide, zinc tin oxide Etc., the embodiments of this application do not make any limitation on this.
- the thickness of the organic light-emitting layer 22 is 4000-9000 angstroms.
- the material of the second electrode 23 is silver or aluminum, and the thickness of the second electrode 23 is 400-1500 angstroms.
- the working principle of the array substrate provided in FIG. 6 includes: providing the first electrode 21 with the signal of the drain electrode of the thin film transistor, and providing the second electrode 23 with the low-level signal of the low-level signal terminal VGL, when When the thin film transistor is turned on, the signal of the first electrode 21 is a high-level signal, and the signal of the second electrode 23 is a low-level signal.
- the light is incident on the thin film transistor, which increases the on-state current of the thin film transistor by more than 70%.
- the signal of the first electrode 21 is pulled down to a low level signal, and the signal of the second electrode 23 is still a low level signal. At this time, there is no voltage difference between the first electrode and the second electrode.
- the organic light emitting layer 22 does not emit light, and therefore does not affect the leakage current of the thin film transistor.
- FIG. 7 is a schematic structural diagram of an array substrate provided by an embodiment of the application.
- the first electrode 21 and the gate electrode 12 of the thin film transistor are formed by the same manufacturing process, and The low-level signal terminal (not shown in the figure) is connected, the second electrode 23 and the source and drain electrodes of the thin film transistor are formed by the same process, and the drain electrode 16 of the thin film transistor is connected.
- the first electrode 21 is a reflective electrode
- the second electrode 23 is a transmissive electrode
- the first electrode 21 is used to irradiate the organic light-emitting layer toward the first electrode.
- the light from one electrode 21 is reflected back, and the second electrode 23 is used to make the light emitted by the organic light-emitting layer 22 transmit to the color film substrate and be reflected by the color film substrate to the thin film transistor to increase the utilization rate of light.
- the thin film transistor includes a gate electrode 12, a gate insulating layer 13, an active layer 14, a source electrode 15, a drain electrode 16 and a passivation layer 17.
- the thickness of the first electrode 21 is 400-1500 angstroms, and the gate electrode 12 and the first electrode 21 of the thin film transistor are made of silver or aluminum, which is not limited in the embodiment of the present application.
- the thickness of the organic light-emitting layer 22 is 4000-9000 angstroms.
- the thickness of the second electrode 23 is 400-1500 angstroms
- the source electrode 15 and the drain electrode 16 and the second electrode 23 of the thin film transistor can be made of transparent conductive materials, such as indium tin oxide, zinc tin oxide, etc. , Can also be metal materials.
- the second electrode 23 when the material of the second electrode 23 is a transparent conductive material, the second electrode 23 is a planar electrode; when the material of the second electrode 23 is metal, the second electrode 23 includes a plurality of strip electrodes And the connecting electrode, the connecting electrode is used to connect a plurality of strip electrodes, and also used to connect the drain electrode of the thin film transistor. It should be noted that FIG. 7 is illustrated by taking the manufacturing material of the second electrode as a metal as an example, which is not limited in the embodiment of the present application.
- the light-emitting device provided by the embodiment of the present application further includes: a first insulating layer 24, wherein the first insulating layer 24 and the passivation layer 17 of the thin film transistor are formed by the same process and are the same film layer, wherein ,
- the orthographic projection of the first insulating layer 24 on the first substrate 100 covers the orthographic projection of the organic light-emitting layer 22 on the first substrate 100.
- the working principle of the array substrate provided in FIG. 7 includes: providing the first electrode 21 with the low-level signal of the low-level signal terminal VGL, and providing the second electrode 23 with the signal of the drain electrode of the thin film transistor, when When the thin film transistor is turned on, the signal of the first electrode 21 is a low-level signal, and the signal of the second electrode 23 is a high-level signal. At this time, there is a voltage difference between the first electrode 21 and the second electrode 23. When the difference is greater than 20 volts, the organic light-emitting layer 22 emits light under the action of the pressure difference, and generates light with a light intensity greater than 8000 nits.
- the light is incident on the thin film transistor, which increases the on-state current of the thin film transistor by more than 70%.
- the signal of the first electrode 21 is still a low-level signal, and the signal of the second electrode 23 is pulled down to a low-level signal.
- the light emitting layer 22 does not emit light, and therefore does not affect the leakage current of the thin film transistor.
- FIG. 8 is a schematic structural diagram of an array substrate provided by an embodiment of the application.
- the first electrode 21 and the source and drain electrodes of the thin film transistor are formed by the same manufacturing process, and
- the drain electrode 16 of the thin film transistor is connected, and the second electrode 23 and the pixel electrode are formed by the same process, and are connected to a low-level signal terminal (not shown in the figure).
- the first electrode 21 is a reflective electrode
- the second electrode 23 is a transmissive electrode
- the first electrode 21 is used to irradiate the organic light-emitting layer toward the first electrode.
- the light from one electrode 21 is reflected back, and the second electrode 23 is used to make the light emitted by the organic light-emitting layer 22 transmit to the color film substrate and be reflected by the color film substrate to the thin film transistor to increase the utilization rate of light.
- the thin film transistor includes a gate electrode 12, a gate insulating layer 13, an active layer 14, a source electrode 15, a drain electrode 16 and a passivation layer 17.
- the thickness of the first electrode 21 is 400-1500 angstroms, and the source and drain electrodes of the thin film transistor and the first electrode 21 are made of silver or aluminum, which is not limited in the embodiment of the present application.
- the thickness of the organic light-emitting layer 22 is 4000-9000 angstroms.
- the thickness of the second electrode 23 is 400 to 1500 angstroms, and the pixel electrode and the second electrode 23 can be made of transparent conductive materials, such as indium tin oxide, zinc tin oxide, etc. This embodiment of the application does not do this Any restrictions.
- the light-emitting device provided by the embodiment of the present application further includes: a second insulating layer 25, wherein the second insulating layer 25 and the gate insulating layer 13 of the thin film transistor are formed by the same process and are the same film layer, wherein ,
- the orthographic projection of the second insulating layer 25 on the first substrate 100 covers the orthographic projection of the organic light-emitting layer 22 on the first substrate 100.
- the working principle of the array substrate provided in FIG. 8 includes: providing the first electrode 21 with the signal of the drain electrode of the thin film transistor, and providing the second electrode 23 with the low-level signal of the low-level signal terminal VGL, when When the thin film transistor is turned on, the signal of the first electrode 21 is a high-level signal, and the signal of the second electrode 23 is a low-level signal. At this time, there is a voltage difference between the first electrode 21 and the second electrode 23. When the difference is greater than 20 volts, the organic light-emitting layer 22 emits light under the action of the pressure difference, and generates light with a light intensity greater than 8000 nits.
- the light is incident on the thin film transistor, which increases the on-state current of the thin film transistor by more than 70%.
- the signal of the first electrode 21 is pulled down to a low level signal, and the signal of the second electrode 23 is still a low level signal.
- the light emitting layer 22 does not emit light, and therefore does not affect the leakage current of the thin film transistor.
- FIG. 9 is a schematic structural diagram of an array substrate provided by an embodiment of the application.
- the first electrode 21 is located on the passivation layer 17 of the thin film transistor away from the first substrate. It is connected to the gate electrode or the drain electrode of the thin film transistor.
- the second electrode 23 and the pixel electrode are formed by the same manufacturing process, and are connected to a low-level signal terminal (not shown in the figure).
- the first electrode 21 is a reflective electrode
- the second electrode 23 is a transmissive electrode
- the first electrode 21 is used to irradiate the organic light-emitting layer toward the first electrode.
- the light from one electrode 21 is reflected back, and the second electrode 23 is used to make the light emitted by the organic light-emitting layer 22 transmit to the color film substrate and be reflected by the color film substrate to the thin film transistor to increase the utilization rate of light.
- the thin film transistor includes a gate electrode 12, a gate insulating layer 13, an active layer 14, a source electrode 15, a drain electrode 16 and a passivation layer 17.
- the thickness of the first electrode 21 is 400-1500 angstroms, and the source and drain electrodes of the thin film transistor and the first electrode 21 are made of silver or aluminum, which is not limited in the embodiment of the present application.
- the thickness of the organic light-emitting layer 22 is 4000-9000 angstroms.
- the thickness of the second electrode 23 is 400 to 1500 angstroms, and the pixel electrode and the second electrode 23 can be made of transparent conductive materials, such as indium tin oxide, zinc tin oxide, etc. This embodiment of the application does not do this Any restrictions.
- the light emitting device provided by the embodiment of the present application further includes: a first insulating layer 24 and a second insulating layer 25 located on the side of the first electrode close to the first substrate, and the second insulating layer 25 is located in the first insulating layer.
- the layer 24 is close to the side of the first substrate 100, wherein the first insulating layer 24 and the passivation layer 17 of the thin film transistor are formed by the same process and are the same film layer.
- the second insulating layer 25 is the same as the gate insulating layer 13 of the thin film transistor. It is formed by the same process and is the same film layer.
- the working principle of the array substrate provided in FIG. 9 includes: providing the first electrode 21 with the signal of the gate electrode or the drain electrode of the thin film transistor, and providing the second electrode 23 with the low level of the low-level signal terminal VGL Signal.
- the signal of the first electrode 21 is a high-level signal
- the signal of the second electrode 23 is a low-level signal.
- there is a voltage difference between the first electrode 21 and the second electrode 23 Generally, the pressure difference is greater than 20 volts, and the organic light-emitting layer 22 emits light under the action of the pressure difference to generate light with a light intensity greater than 8000 nits.
- This light is incident on the thin film transistor, which increases the on-state current of the thin film transistor by more than 70%.
- the signal of the first electrode 21 is pulled down to a low level signal, and the signal of the second electrode 23 is still a low level signal. At this time, there is no voltage between the first electrode and the second electrode. Poorly, the organic light emitting layer 22 does not emit light, and therefore does not affect the leakage current of the thin film transistor.
- FIG. 10A is a schematic structural diagram corresponding to FIG. 9, and FIG. 10B is a schematic structural diagram corresponding to FIG. 9.
- the first electrode is connected to the gate electrode of the thin film transistor.
- the light emitting device provided by the embodiment of the present application further includes: a third electrode 26.
- the third electrode 26 and the gate electrode 12 of the thin film transistor are formed by the same process, and
- the third electrode 26 is connected to the gate electrode 12 of the thin film transistor.
- the first insulating layer 24 and the second insulating layer 25 are provided with via holes.
- the first electrode 21 passes through the first insulating layer 24, the second insulating layer 25 and the third electrode 26. It is connected to the gate electrode 12 of the thin film transistor.
- FIG. 10A the first electrode is connected to the gate electrode of the thin film transistor.
- the first electrode is connected to the drain electrode of the thin film transistor.
- the light emitting device provided by the embodiment of the present application further includes: a fourth electrode 27.
- the fourth electrode 27 and the drain electrode 16 of the thin film transistor are formed by the same process, and
- the fourth electrode 27 is connected to the source and drain electrodes of the thin film transistor, the first insulating layer 24 is provided with a via hole, and the first electrode 21 is connected to the drain electrode 16 of the thin film transistor through the first insulating layer 24 and the fourth electrode 27.
- FIGS. 6 to 9 illustrate the thin film transistor as an example with a bottom gate structure.
- the thin film transistor in the embodiment of the present application may also have a bottom gate structure, which is not limited in the embodiment of the present application.
- FIG. 11 is a flowchart of a manufacturing method of an array substrate provided by an embodiment of the application. As shown in FIG. 11, the manufacturing method of the array substrate provided by the embodiment of the present application includes the following steps:
- step S1 a first substrate is provided.
- the first substrate includes a display area and a non-display area.
- step S2 a thin film transistor and a light emitting device are formed on the first substrate.
- the light emitting device is located in the non-display area.
- the light-emitting device is connected to the thin film transistor and the low-level signal terminal and is configured to emit light under the control of the low-level signal terminal and the thin film transistor in a conductive state.
- the manufacturing method of the array substrate includes: providing a first substrate, the first substrate including: a display area and a non-display area, forming a thin film transistor and a light-emitting device on the first substrate, and the light-emitting device is located in the non-display area;
- the light-emitting device is connected to the thin film transistor and the low-level signal terminal and is configured to emit light under the control of the low-level signal terminal and the thin film transistor in a conductive state.
- the light-emitting device is provided on the first substrate, and the on-state current of the thin film transistor is increased by emitting light from the light-emitting device, which not only prolongs the service life of the array substrate, but also improves the stability and display quality of the array substrate.
- step S2 includes, for example, forming a thin film transistor on a first substrate; and sequentially forming a first electrode, an organic light emitting layer, and a second electrode on a side of the thin film transistor away from the first substrate to form a light emitting device.
- the first electrode is connected to the drain electrode of the thin film transistor, and the second electrode is connected to the low-level signal terminal.
- step S2 includes, for example, forming a gate electrode and a first electrode on the first substrate using the same process; forming a gate insulating layer and an active layer in sequence on the side of the gate electrode away from the first substrate; An organic light-emitting layer is formed on the side of an electrode away from the first substrate; the source and drain electrodes and the second electrode are formed by the same process on the side of the organic light-emitting layer away from the first substrate.
- the first electrode is connected to the low-level signal terminal, and the second electrode is connected to the drain electrode of the thin film transistor.
- the manufacturing method of the array substrate provided by the embodiment of the present application further includes: The passivation layer and the first insulating layer are formed by the same process on one side of the substrate.
- a gate electrode is formed on the first substrate; a gate insulating layer and an active layer are sequentially formed on the side of the gate electrode away from the first substrate; the same process is used on the side of the active layer away from the first substrate Forming source and drain electrodes and first electrodes; forming a passivation layer on the side of the source and drain electrodes away from the first substrate; forming an organic light-emitting layer on the side of the first electrode away from the first substrate; forming the organic light-emitting layer away from the first substrate
- One side adopts the same manufacturing process to form the pixel electrode and the second electrode.
- the first electrode is connected to the drain electrode of the thin film transistor, and the second electrode is connected to the low-level signal terminal.
- the manufacturing method of the array substrate provided by the embodiment of the present application further includes: forming a second insulating layer on the first substrate, wherein the second insulating layer is formed on the first substrate and the gate electrode is away from the first substrate. The same process is used to form the gate insulating layer on one side.
- step S2 includes, for example, forming a gate electrode on the first substrate; sequentially forming a gate insulating layer, an active layer, a source and drain electrode, and a passivation layer on the side of the gate electrode away from the first substrate; The side of the passivation layer away from the first substrate is formed to sequentially form a first electrode and an organic light-emitting layer; on the side of the organic light-emitting layer away from the first substrate, the pixel electrode and the second electrode are formed by the same process.
- the first electrode is connected to the gate electrode or the drain electrode of the thin film transistor, and the second electrode is connected to the low-level signal terminal.
- the manufacturing method of the array substrate provided by the embodiment of the present application further includes: forming a second insulating layer on the first substrate, and forming a first insulating layer on the second insulating layer, wherein The second insulating layer and the formation of the gate insulating layer on the side of the gate electrode away from the first substrate use the same process, and the formation of the first insulating layer on the second insulating layer and the passivation layer on the source and drain electrodes use the same process.
- the method for manufacturing the array substrate before forming the second insulating layer on the first substrate, further includes: forming a third electrode on the first substrate, wherein the third electrode is formed on the first substrate.
- the electrode and the gate electrode are formed on the first substrate using the same process, or, before the passivation layer is formed, further comprising: forming a fourth electrode on the second insulating layer, wherein the fourth electrode and the gate electrode are formed on the second insulating layer The same process is used to form the source and drain electrodes.
- an embodiment of the present application provides a display panel.
- the display panel provided by the embodiment of the present application further includes: an array substrate and a color filter substrate.
- the array substrate is the array substrate provided by the embodiments of the application, and its implementation principles and effects are similar, and will not be repeated here.
- FIG. 12 is a schematic structural diagram of a display panel provided by an embodiment of the application.
- the color filter substrate includes a second substrate 200 and a black matrix layer 30 and a protective layer 40 provided on the second substrate 200.
- the protective layer 40 is located on the side of the black matrix layer 30 close to the first substrate 100, and the orthographic projection of the black matrix layer 30 on the first substrate 100 covers the orthographic projection of the light emitting device 20 on the first substrate 100.
- the orthographic projection of the light-emitting device on the first substrate is covered by the orthographic projection of the black matrix layer on the first substrate, which can ensure that the light emitted by the light-emitting device for increasing the on-state current of the thin film transistor does not affect the performance of the array substrate. display.
- the display panel described in the embodiments of the present application may be in a twisted nematic (TN) mode, a vertical (Vertical Alignment, VA) mode, and a plane switching technology (In-plane Switching, IPS for short). ) Mode, Advanced Super Dimension Switch (ADS) mode, or High Aperture Rate and Advanced Super Dimension Switch (HADS) mode.
- TN twisted nematic
- VA Vertical Alignment
- IPS plane switching technology
- ADS Advanced Super Dimension Switch
- HADS High Aperture Rate and Advanced Super Dimension Switch
Abstract
Description
Claims (19)
- 一种阵列基板,包括:An array substrate, including:第一基板;以及The first substrate; and设置在所述第一基板上的薄膜晶体管和发光器件,其中:The thin film transistor and the light emitting device arranged on the first substrate, wherein:所述第一基板具有显示区域和非显示区域;The first substrate has a display area and a non-display area;所述发光器件位于非显示区域中,并且所述发光器件与薄膜晶体管和低电平信号端连接并且被配置为在低电平信号端和处于导通状态的薄膜晶体管的控制下发光。The light emitting device is located in a non-display area, and the light emitting device is connected to a thin film transistor and a low level signal terminal and is configured to emit light under the control of the low level signal terminal and the thin film transistor in a conductive state.
- 根据权利要求1所述的阵列基板,其中所述发光器件还被配置为在低电平信号端和处于截止状态的薄膜晶体管的控制下不发光。The array substrate according to claim 1, wherein the light-emitting device is further configured to not emit light under the control of a low-level signal terminal and a thin film transistor in an off state.
- 根据权利要求1或2所述的阵列基板,其中:The array substrate according to claim 1 or 2, wherein:所述发光器件包括第一电极、第二电极和有机发光层;The light emitting device includes a first electrode, a second electrode, and an organic light emitting layer;所述第一电极位于所述有机发光层靠近所述第一基板的一侧;The first electrode is located on a side of the organic light-emitting layer close to the first substrate;所述第二电极位于所述有机发光层远离所述第一基板的一侧;The second electrode is located on a side of the organic light emitting layer away from the first substrate;所述第一电极和所述第二电极被配置为向所述有机发光层施加电场;以及The first electrode and the second electrode are configured to apply an electric field to the organic light emitting layer; and所述有机发光层被配置为在所述电场的作用下发光。The organic light emitting layer is configured to emit light under the action of the electric field.
- 根据权利要求3所述的阵列基板,其中所述薄膜晶体管在所述第一基板上的正投影覆盖所述发光器件在所述第一基板上的正投影。3. The array substrate according to claim 3, wherein the orthographic projection of the thin film transistor on the first substrate covers the orthographic projection of the light emitting device on the first substrate.
- 根据权利要求4所述的阵列基板,其中:The array substrate of claim 4, wherein:所述第一基板还包括像素电极;The first substrate further includes pixel electrodes;所述发光器件位于所述薄膜晶体管远离所述第一基板的一侧;The light emitting device is located on a side of the thin film transistor away from the first substrate;所述第一电极与所述像素电极采用同一制程形成,且与薄膜晶体管的漏电极连接;The first electrode and the pixel electrode are formed by the same manufacturing process, and are connected to the drain electrode of the thin film transistor;所述第二电极与低电平信号端连接;The second electrode is connected to a low-level signal terminal;所述第一电极为透射电极;以及The first electrode is a transmissive electrode; and所述第二电极为反射电极。The second electrode is a reflective electrode.
- 根据权利要求3所述的阵列基板,其中所述薄膜晶体管在所述第一基板上的正投影与所述发光器件在所述第一基板上的正投影不存在重叠区域。3. The array substrate according to claim 3, wherein the orthographic projection of the thin film transistor on the first substrate and the orthographic projection of the light emitting device on the first substrate do not have an overlapping area.
- 根据权利要求6所述的阵列基板,其中:The array substrate according to claim 6, wherein:所述第一电极与薄膜晶体管的栅电极采用同一制程形成,且与低电平信号端连接;The first electrode and the gate electrode of the thin film transistor are formed by the same manufacturing process, and are connected to the low-level signal terminal;所述第二电极与薄膜晶体管的源漏电极采用同一制程形成,且与薄膜晶体管的漏电极连接;The second electrode and the source and drain electrodes of the thin film transistor are formed by the same manufacturing process, and are connected to the drain electrode of the thin film transistor;所述第一电极为反射电极;以及The first electrode is a reflective electrode; and所述第二电极为透射电极。The second electrode is a transmissive electrode.
- 根据权利要求7所述的阵列基板,其中:The array substrate according to claim 7, wherein:所述第一电极、第二电极和所述有机发光层的尺寸比薄膜晶体管的栅电极的尺寸小。The size of the first electrode, the second electrode and the organic light emitting layer is smaller than the size of the gate electrode of the thin film transistor.
- 根据权利要求6所述的阵列基板,其中:The array substrate according to claim 6, wherein:所述第一电极与薄膜晶体管的源漏电极采用同一制程形成,且与薄膜晶体管的漏电极连接;The first electrode and the source and drain electrodes of the thin film transistor are formed by the same process and are connected to the drain electrode of the thin film transistor;所述第二电极与像素电极采用同一制程形成,且与低电平信号端连接;The second electrode and the pixel electrode are formed by the same manufacturing process, and are connected to the low-level signal terminal;所述第一电极为反射电极;以及The first electrode is a reflective electrode; and所述第二电极为透射电极。The second electrode is a transmissive electrode.
- 根据权利要求6所述的阵列基板,其中:The array substrate according to claim 6, wherein:所述第一电极位于薄膜晶体管的钝化层远离第一基板的一侧,且与薄膜晶体管的栅电极或者漏电极连接;The first electrode is located on a side of the passivation layer of the thin film transistor away from the first substrate, and is connected to the gate electrode or the drain electrode of the thin film transistor;所述第二电极与像素电极采用同一制程形成,且与低电平信号端连接;The second electrode and the pixel electrode are formed by the same manufacturing process, and are connected to the low-level signal terminal;所述第一电极为反射电极;以及The first electrode is a reflective electrode; and所述第二电极为透射电极。The second electrode is a transmissive electrode.
- 根据权利要求1所述的阵列基板,其中所述阵列基板用于薄膜晶体管液晶显示器,并且其中所述发光器件还位于显示区域中。The array substrate according to claim 1, wherein the array substrate is used in a thin film transistor liquid crystal display, and wherein the light emitting device is also located in a display area.
- 一种显示面板,包括:A display panel including:如权利要求1~11任一项所述的阵列基板;和The array substrate according to any one of claims 1-11; and与阵列基板相对设置的彩膜基板。A color filter substrate arranged opposite to the array substrate.
- 根据权利要求12所述的显示面板,其中:The display panel of claim 12, wherein:所述彩膜基板包括第二基板以及设置在所述第二基板上的黑矩阵层和保护层;The color filter substrate includes a second substrate, and a black matrix layer and a protective layer disposed on the second substrate;所述保护层位于所述黑矩阵层靠近所述第一基板的一侧;以及The protective layer is located on a side of the black matrix layer close to the first substrate; and所述黑矩阵层在所述第一基板上的正投影覆盖所述发光器件在所述第一基板上的正投影。The orthographic projection of the black matrix layer on the first substrate covers the orthographic projection of the light-emitting device on the first substrate.
- 一种用于制作阵列基板的方法,包括:A method for manufacturing an array substrate includes:提供第一基板,其中所述第一基板具有显示区域和非显示区域;以及Providing a first substrate, wherein the first substrate has a display area and a non-display area; and在所述第一基板上形成薄膜晶体管和发光器件,其中所述发光器件位于非显示区域中,并且其中所述发光器件与薄膜晶体管和低电平信号端连接并且被配置为在低电平信号端和处于导通状态的薄膜晶体管的控制下发光。A thin film transistor and a light emitting device are formed on the first substrate, wherein the light emitting device is located in a non-display area, and wherein the light emitting device is connected to the thin film transistor and a low-level signal terminal and is configured to be The terminal and the thin film transistor in the on state emit light under the control.
- 根据权利要求14所述的方法,其中所述在所述第一基板上形成薄膜晶体管和发光器件包括:The method of claim 14, wherein said forming a thin film transistor and a light emitting device on the first substrate comprises:在第一基板上形成薄膜晶体管;以及Forming a thin film transistor on the first substrate; and在薄膜晶体管远离第一基板的一侧依次形成第一电极、有机发光层和第二电极以形成发光器件。A first electrode, an organic light emitting layer, and a second electrode are sequentially formed on the side of the thin film transistor away from the first substrate to form a light emitting device.
- 根据权利要求14所述的方法,其中所述在所述第一基板上形成薄膜晶体管和发光器件包括:The method of claim 14, wherein said forming a thin film transistor and a light emitting device on the first substrate comprises:在第一基板上采用同一制程形成栅电极和第一电极;Forming the gate electrode and the first electrode on the first substrate using the same manufacturing process;在栅电极远离第一基板的一侧依次形成栅绝缘层和有源层;Sequentially forming a gate insulating layer and an active layer on the side of the gate electrode away from the first substrate;在第一电极远离第一基板的一侧形成有机发光层;以及Forming an organic light-emitting layer on the side of the first electrode away from the first substrate; and在有机发光层远离第一基板的一侧采用同一制程形成源漏电极和第二电极。The source and drain electrodes and the second electrode are formed on the side of the organic light emitting layer away from the first substrate using the same process.
- 根据权利要求14所述的方法,其中所述在所述第一基板上形成薄膜晶体管和发光器件包括:The method of claim 14, wherein said forming a thin film transistor and a light emitting device on the first substrate comprises:在第一基板上形成栅电极;Forming a gate electrode on the first substrate;在栅电极远离第一基板的一侧依次形成栅绝缘层和有源层;Sequentially forming a gate insulating layer and an active layer on the side of the gate electrode away from the first substrate;在有源层远离第一基板的一侧采用同一制程形成源漏电极和第一电极;The source and drain electrodes and the first electrode are formed by the same process on the side of the active layer away from the first substrate;在源漏电极远离第一基板的一侧形成钝化层;Forming a passivation layer on the side of the source and drain electrodes away from the first substrate;在第一电极远离第一基板的一侧形成有机发光层;以及Forming an organic light-emitting layer on the side of the first electrode away from the first substrate; and在有机发光层远离第一基板的一侧采用同一制程形成像素电极和第二电极。The pixel electrode and the second electrode are formed by the same manufacturing process on the side of the organic light-emitting layer away from the first substrate.
- 根据权利要求14所述的方法,其中所述在所述第一基板上形成薄膜晶体管和发光器件包括:The method of claim 14, wherein said forming a thin film transistor and a light emitting device on the first substrate comprises:在第一基板上形成栅电极;Forming a gate electrode on the first substrate;在栅电极远离第一基板的一侧依次形成栅绝缘层、有源层、源漏电极和钝化层;Forming a gate insulating layer, an active layer, a source drain electrode and a passivation layer in sequence on the side of the gate electrode away from the first substrate;在钝化层远离第一基板的一侧形成依次形成第一电极和有机发光层;Forming a first electrode and an organic light emitting layer on the side of the passivation layer away from the first substrate;在有机发光层远离第一基板的一侧采用同一制程形成像素电极和第二电极。The pixel electrode and the second electrode are formed on the side of the organic light-emitting layer away from the first substrate using the same process.
- 根据权利要求14所述的方法,其中所述阵列基板用于薄膜晶体管液晶显示器,并且其中所述发光器件还位于显示区域中。The method according to claim 14, wherein the array substrate is used in a thin film transistor liquid crystal display, and wherein the light emitting device is also located in a display area.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201910399463.2 | 2019-05-14 | ||
CN201910399463.2A CN110071165B (en) | 2019-05-14 | 2019-05-14 | Array substrate, manufacturing method thereof and display panel |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2020228484A1 true WO2020228484A1 (en) | 2020-11-19 |
Family
ID=67370781
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2020/085435 WO2020228484A1 (en) | 2019-05-14 | 2020-04-17 | Array substrate and manufacturing method therefor, and display panel |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN110071165B (en) |
WO (1) | WO2020228484A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110071165B (en) * | 2019-05-14 | 2022-05-13 | 京东方科技集团股份有限公司 | Array substrate, manufacturing method thereof and display panel |
CN113009722B (en) * | 2019-12-20 | 2023-02-24 | 京东方科技集团股份有限公司 | Display panel, manufacturing method thereof and display device |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9142597B2 (en) * | 2013-04-26 | 2015-09-22 | Samsung Display Co., Ltd. | Organic light emitting diode display |
CN105070741A (en) * | 2015-09-02 | 2015-11-18 | 京东方科技集团股份有限公司 | Array substrate, OLED display panel and display device |
CN105355646A (en) * | 2015-11-13 | 2016-02-24 | 京东方科技集团股份有限公司 | Array substrate and preparation method thereof and display device |
CN107039487A (en) * | 2015-11-11 | 2017-08-11 | 三星显示有限公司 | Display device |
CN109616495A (en) * | 2018-11-15 | 2019-04-12 | 武汉华星光电半导体显示技术有限公司 | Active matrix organic LED panel structure |
CN110071165A (en) * | 2019-05-14 | 2019-07-30 | 京东方科技集团股份有限公司 | Array substrate, manufacturing method thereof and display panel |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR101339000B1 (en) * | 2011-12-14 | 2013-12-09 | 엘지디스플레이 주식회사 | Organic light emitting display device and method of fabricating thereof |
CN107068727A (en) * | 2017-05-05 | 2017-08-18 | 京东方科技集团股份有限公司 | Display base plate and display device |
CN107195660B (en) * | 2017-05-27 | 2020-01-07 | 上海天马有机发光显示技术有限公司 | Organic light emitting display panel and display device |
CN107845645B (en) * | 2017-09-28 | 2020-03-13 | 上海天马微电子有限公司 | Display panel and display device |
CN107681063A (en) * | 2017-10-11 | 2018-02-09 | 京东方科技集团股份有限公司 | Array base palte and preparation method thereof, display device |
CN108336109B (en) * | 2018-01-02 | 2021-02-02 | 厦门天马微电子有限公司 | Organic light emitting display panel, display device and organic light emitting display mother board |
CN112164715A (en) * | 2018-11-28 | 2021-01-01 | 上海天马微电子有限公司 | Display panel and display device |
-
2019
- 2019-05-14 CN CN201910399463.2A patent/CN110071165B/en active Active
-
2020
- 2020-04-17 WO PCT/CN2020/085435 patent/WO2020228484A1/en active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9142597B2 (en) * | 2013-04-26 | 2015-09-22 | Samsung Display Co., Ltd. | Organic light emitting diode display |
CN105070741A (en) * | 2015-09-02 | 2015-11-18 | 京东方科技集团股份有限公司 | Array substrate, OLED display panel and display device |
CN107039487A (en) * | 2015-11-11 | 2017-08-11 | 三星显示有限公司 | Display device |
CN105355646A (en) * | 2015-11-13 | 2016-02-24 | 京东方科技集团股份有限公司 | Array substrate and preparation method thereof and display device |
CN109616495A (en) * | 2018-11-15 | 2019-04-12 | 武汉华星光电半导体显示技术有限公司 | Active matrix organic LED panel structure |
CN110071165A (en) * | 2019-05-14 | 2019-07-30 | 京东方科技集团股份有限公司 | Array substrate, manufacturing method thereof and display panel |
Also Published As
Publication number | Publication date |
---|---|
CN110071165A (en) | 2019-07-30 |
CN110071165B (en) | 2022-05-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8987718B2 (en) | Dual mode display devices and methods of manufacturing the same | |
US11075364B2 (en) | Display device | |
US9379350B2 (en) | Dual mode display apparatus and method of manufacturing the same | |
US8531099B2 (en) | Organic light emitting diode display | |
US10333098B2 (en) | Transparent OLED display panel and manufacturing method thereof | |
WO2016033839A1 (en) | Pixel structure having high aperture ratio, and circuit | |
US20150236082A1 (en) | Dual-side display, device for controlling the dual-side display and method for manufacturing the same | |
US6674245B2 (en) | Active matrix organic electroluminescence display device and method of fabricating the same | |
US6940476B2 (en) | Active matrix organic electroluminescent display device and method of fabricating the same | |
WO2015043269A1 (en) | Oled pixel structure and oled display apparatus | |
US20060001362A1 (en) | Top emission type organic electro luminescence device and fabrication method thereof | |
KR20110053802A (en) | Organic light emitting diode display | |
WO2020228484A1 (en) | Array substrate and manufacturing method therefor, and display panel | |
TW200522769A (en) | Organic electroluminescent display device and method of fabricating the same | |
US8390751B2 (en) | Display device and method of manufacturing the same | |
WO2018107736A1 (en) | Display panel and display device | |
KR101878926B1 (en) | apparatus for displaying dual mode and manufacturing method of the same | |
JP2012204017A (en) | Organic electroluminescent element and display device | |
WO2020211265A1 (en) | Display panel and display device | |
US10784291B2 (en) | Pixel array substrate | |
KR101491136B1 (en) | Organic light emitting diode display and fabricating method thereof | |
KR102642966B1 (en) | Electrochromic device and display device including the same | |
CN108121104B (en) | Polarizer, method of manufacturing the same, and display device having the same | |
KR102226426B1 (en) | Transparent crystal display device | |
KR101787972B1 (en) | Organic light emitting device and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 20806135 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20806135 Country of ref document: EP Kind code of ref document: A1 |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20806135 Country of ref document: EP Kind code of ref document: A1 |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 21/07/2022) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 20806135 Country of ref document: EP Kind code of ref document: A1 |