WO2020125429A1 - 公共电压集成电路及显示装置 - Google Patents

公共电压集成电路及显示装置 Download PDF

Info

Publication number
WO2020125429A1
WO2020125429A1 PCT/CN2019/123365 CN2019123365W WO2020125429A1 WO 2020125429 A1 WO2020125429 A1 WO 2020125429A1 CN 2019123365 W CN2019123365 W CN 2019123365W WO 2020125429 A1 WO2020125429 A1 WO 2020125429A1
Authority
WO
WIPO (PCT)
Prior art keywords
common voltage
voltage
signal
digital
output
Prior art date
Application number
PCT/CN2019/123365
Other languages
English (en)
French (fr)
Inventor
王明良
Original Assignee
惠科股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 惠科股份有限公司 filed Critical 惠科股份有限公司
Publication of WO2020125429A1 publication Critical patent/WO2020125429A1/zh

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0257Reduction of after-image effects

Definitions

  • the present application relates to the technical field of integration, in particular to a common voltage integrated circuit and a display device.
  • the display device uses a pixel electrode and a common electrode to apply a driving voltage difference to the liquid crystal layer sandwiched therebetween , So that the liquid crystal molecules of the liquid crystal layer in the display panel rotate.
  • the common voltage is mostly provided by the common voltage integrated circuit. Due to the internal impedance of the integrated circuit, the common voltage will shift.
  • the main purpose of the present application is to propose a common voltage integrated circuit and a display device, aiming to generate a stable common voltage and improve the display effect of the display device.
  • the present application proposes a common voltage integrated circuit, the common voltage integrated circuit includes:
  • Memory set to store digital common voltage and output
  • a signal conversion module configured to receive the digital common voltage and convert the digital common voltage into an analog first common voltage and output it;
  • a signal amplifier configured to amplify the simulated first common voltage to be converted into a second common voltage and output to the common voltage output terminal;
  • a common voltage compensation module configured to generate a compensation voltage according to the first common voltage and the second common voltage, convert it into a digital compensation voltage, and feed it back to the signal conversion module, so that the signal conversion module compensates according to the digital Voltage and digital common voltage, update the analog first common voltage and output.
  • the present application also provides a common voltage integrated circuit.
  • the common voltage integrated circuit includes:
  • Memory set to store digital common voltage and output
  • a signal conversion module configured to receive the digital common voltage and convert the digital common voltage into an analog first common voltage and output it;
  • a signal amplifier configured to amplify the simulated first common voltage to be converted into a second common voltage and output to the common voltage output terminal;
  • a common voltage compensation module configured to generate a compensation voltage according to the first common voltage and the second common voltage, convert it into a digital compensation voltage, and feed it back to the signal conversion module, so that the signal conversion module compensates according to the digital Voltage and digital common voltage, update the analog first common voltage and output;
  • the common voltage compensation module :
  • the signal comparison unit includes a first signal input terminal and a second signal input terminal, the first signal input terminal of the signal comparison unit is connected to the output terminal of the signal conversion module, and the second signal input of the signal comparison unit The terminal is connected to the common voltage output terminal, and the output terminal of the signal comparison unit is connected to the input terminal of the analog-to-digital signal conversion unit;
  • the conversion module includes an adder and a digital-to-analog conversion unit.
  • the first input terminal of the adder is connected to the memory, and the second input terminal of the adder is connected to the output terminal of the analog-to-digital signal conversion unit.
  • the output terminal of the adder is connected to the input terminal of the digital-analog conversion unit, and the output terminal of the digital-analog conversion unit is connected to the signal amplifier.
  • This application also proposes a display device, the display device comprising:
  • Display panel including common voltage input terminal, multiple scan lines and multiple data lines;
  • a source driver multiple output terminals of which are connected to multiple data lines of the display panel one by one;
  • a gate driver a plurality of output terminals of which are connected to a plurality of scanning lines of the display panel one by one;
  • the output terminal of the common voltage integrated circuit is connected to the common voltage input terminal of the display panel.
  • the public voltage integrated circuit of this application is provided with a memory, a signal conversion module and a signal amplifier, and after the display device is powered on, the digital common voltage stored in the memory is read through the signal conversion module and the digital common voltage is converted into an analog common voltage , That is, the first common voltage is output to the signal amplifier, the signal amplifier performs signal amplification processing on the common voltage, and then outputs it to the common electrode of the display panel, thereby providing the common voltage for the display panel.
  • the present application further provides a voltage compensation module, according to The first common voltage and the second common voltage generate a compensation voltage, which is converted into a digital compensation voltage and then fed back to the signal conversion module, so that the signal conversion module updates the analog according to the digital compensation voltage and the digital common voltage The first common voltage is output.
  • the application realizes stable generation of common voltage, solves the problems of afterimage, abnormal gray-scale display or crosstalk caused by the display panel due to the offset of the common voltage, and improves the display effect of the display device.
  • FIG. 1 is a schematic diagram of functional modules of an embodiment of a public voltage integrated circuit of this application
  • FIG. 2 is a schematic circuit diagram of an embodiment of a public voltage integrated circuit of the present application.
  • FIG. 3 is a schematic structural diagram of an embodiment of a public voltage integrated circuit of this application applied to a display device.
  • the implementation, functional characteristics and advantages of the present application will be further described in conjunction with the embodiments and with reference to the drawings.
  • VCOM IC common voltage integrated circuit
  • the present application proposes a common voltage integrated circuit, which is suitable for display devices with display panels such as televisions, mobile phones, and computers.
  • the display device is provided with a display panel, a source driver or data driver, and a gate driver.
  • the common voltage integrated circuit includes:
  • the memory 10 is set to store digital common voltage and output
  • the signal conversion module 20 is configured to receive the digital common voltage and convert the digital common voltage into an analog first common voltage and output it;
  • the signal amplifier 30 is configured to amplify the simulated first common voltage to be converted into a second common voltage and output to the common voltage output terminal Vcom;
  • the common voltage compensation module 40 is configured to generate a compensation voltage according to the first common voltage and the second common voltage, convert it into a digital compensation voltage, and feed it back to the signal conversion module 20, so that the signal conversion module 20 according to the The digital compensation voltage and the digital common voltage are used to update the analog first common voltage and output.
  • the memory 10 may be implemented by using a memory 10 such as an erasable memory 10, a flash memory 10, etc.
  • the memory 10 may be communicatively connected to a host computer through a communication interface and a communication circuit, and store the stored digital common voltage output by the host computer.
  • the data stored in the memory 10 are mostly digital signals, and the driving of the display panel is analog signals.
  • the signal conversion module 20 may be implemented by an AD conversion module to convert the digital common voltage into an analog common voltage.
  • the present embodiment is further provided with a signal amplifier 30 that amplifies the common voltage signal by the signal amplifier 30.
  • the signal amplifier 30 may be configured as a current signal amplifier 30.
  • the liquid crystal molecules in the display panel change their positional relationship by voltage.
  • a voltage signal with positive and negative polarity changes is applied to the liquid crystal molecules to achieve AC driving of the liquid crystal molecules.
  • the voltage applied to the liquid crystal molecules is the voltage on the capacitor of the sub-pixel.
  • One end of the capacitor is connected to the common electrode of the display panel.
  • the common voltage in the display panel is the reference voltage for the AC drive of the liquid crystal.
  • the general common voltage generating circuit is an AVDD output from the power management integrated circuit in the display panel as an input source.
  • An adjustable is a resistor network plus an increased voltage drive. The capable voltage follows the amplifier, and the common voltage generating circuit outputs the common voltage to the common electrode of the display panel after generating the common voltage.
  • the common voltage may be a fixed value that remains unchanged.
  • public voltage is increasingly provided by public voltage integrated circuits, that is, after debugging the liquid crystal panel and determining the public voltage, through the host computer and the program
  • the programming interface stores the digital common voltage in the common voltage integrated circuit.
  • the common voltage integrated circuit After the display device is powered on, the common voltage integrated circuit performs signal conversion and amplification processing on the digital common voltage, and then outputs an analog common voltage to the common electrode of the display panel, that is, to a pole of the sub-pixel capacitance of the display panel.
  • the pixel electrode, the voltage of the other electrode of the sub-pixel of the display panel is provided by the data driver of the display device, and the difference between the voltage output by the data driver and the voltage of the common electrode is to drive the liquid crystal molecules to achieve deflection.
  • the display device uses a pixel electrode and a common electrode to apply a driving voltage difference to the liquid crystal layer sandwiched therebetween, thereby rotating the liquid crystal molecules of the liquid crystal layer in the display panel, thereby controlling the display
  • the backlight power supply in the device emits light to display the picture.
  • the driving voltage difference is related to the voltage difference between the pixel electrode voltage and the potential (common voltage) applied to the common electrode. Therefore, the driving display requires a stable common motor voltage, that is, the common voltage must remain unchanged. Once the common electrode changes, It is possible to achieve afterimages, grayscale anomalies, and crosstalk on the display panel, affecting the display effect.
  • the common voltage drops, especially the current The larger, the more severe the common voltage drop.
  • the common voltage is also affected by the array layer of the display panel.
  • the array layer is used to transfer the data of the display screen. With the display screen being different, the common voltage will have different offsets. .
  • a common voltage compensation module 40 is provided.
  • the common voltage compensation module includes a first input terminal and a second input terminal.
  • the first input terminal of the common voltage compensation module 40 is connected to the signal conversion module 20.
  • the two input terminals are connected to the common voltage output terminal Vcom to respectively detect the common voltage before and after the common voltage output terminal Vcom, that is, the first common voltage, which is equivalent to the original common voltage, and the second common voltage. Amplify the processed common voltage. After the second common voltage is divided by the internal impedance of the common voltage integrated circuit, the second common voltage value is less than the first common voltage value.
  • the common voltage compensation module 40 generates a compensation voltage according to the first common voltage and the second common voltage, and the compensation voltage is the difference between the first common voltage and the second common voltage.
  • the public voltage integrated circuit of the present application is provided with a memory 10, a signal conversion module 20 and a signal amplifier 30, and after the display device is powered on, the digital common voltage stored in the memory 10 is read by the signal conversion module 20 and the digital common voltage Converted to an analog common voltage, that is, the first common voltage is output to the signal amplifier 30. After the signal amplifier 30 performs signal amplification processing on the common voltage, it is output to the common electrode of the display panel to provide the common voltage for the display panel.
  • a common voltage compensation module 40 which generates a compensation voltage according to the first common voltage and the second common voltage, converts it into a digital compensation voltage, and feeds it back to the signal conversion module 20, so that the signal conversion module 20 according to the digital Compensating the voltage and the digital common voltage, updating the analog first common voltage and outputting.
  • the present application realizes stable generation of common voltage, solves the problems of afterimage, abnormal gray-scale display or crosstalk caused by the display panel due to the offset of the common voltage, and improves the display effect of the display device.
  • the common voltage compensation module 40 includes a signal comparison unit 41 and an analog-to-digital signal conversion unit 42; the signal comparison unit 41 includes a first signal input terminal and a second The signal input terminal, the first signal input terminal of the signal comparison unit 41 is connected to the output terminal of the signal conversion module 20, and the second signal input terminal of the signal comparison unit 41 is connected to the common voltage output terminal Vcom, The output terminal of the signal comparison unit 41 is connected to the input terminal of the analog-to-digital signal conversion unit 42; the output terminal of the analog-to-digital signal conversion unit 42 is connected to the signal conversion module 20.
  • the two signal input terminals provided by the signal comparison unit 41 are respectively connected to the signal conversion module 20 and the common voltage output terminal Vcom to detect the first common voltage output by the signal conversion module 20 and the common voltage output terminal Vcom output The second common voltage, and compares the detected first common voltage with the second common voltage, or performs a difference calculation, and obtains a corresponding compensation voltage according to the comparison result.
  • the analog compensation voltage passes through the analog-to-digital signal conversion unit 42 Convert to digital compensation voltage and output.
  • the signal comparison unit 41 includes an operational amplifier OP1, a first voltage dividing sub-unit 411, a second voltage dividing sub-unit 412, the input of the first voltage dividing sub-unit 411
  • the terminal is the first signal input terminal of the signal comparison unit 41, the output terminal of the first voltage dividing subunit 411 is connected to the non-inverting input terminal of the operational amplifier OP1, the second voltage dividing subunit 412
  • the input terminal is the second signal input terminal of the signal comparison unit 41, the output terminal of the second voltage dividing sub-unit 412 is connected to the inverting input terminal of the operational amplifier OP1, and the output terminal of the operational amplifier OP1 is The output terminal of the signal comparison unit 41.
  • the first voltage dividing subunit 411 may be configured to detect the first common voltage output by the signal conversion module 20, and divide the first common voltage to output the divided first common voltage and output to The non-inverting input terminal of the operational amplifier OP1, the second voltage dividing sub-unit 412 can be set to detect the second common voltage output from the common voltage output terminal Vcom, and divide the second common voltage to output the divided voltage The two common voltages are output to the inverting input terminal of the operational amplifier OP1.
  • the operational amplifier OP1 can be set as a subtractor and calculate the difference between the first common voltage and the second common voltage to obtain the compensation voltage of the common voltage
  • the digital signal conversion unit 42 converts the analog compensation voltage into a digital compensation voltage.
  • the first voltage-dividing subunit 411 includes a first resistor R1 and a second resistor R2, and the first end of the first resistor R1 is the first The input terminal of the voltage dividing subunit 411, the second terminal of the first resistor R1 is grounded via the second resistor R2, and the common terminal of the first resistor R1 and the second resistor R2 is the first terminal The output of the pressure subunit 411.
  • the first resistor R1 and the second resistor R2 are divided to achieve the output of the first common voltage. According to the principle of voltage division, the larger the ratio of the first resistor R1 and the second resistor R2, the higher the first resistor R1. The greater the divided voltage. In this way, the output value of the first common voltage can be adjusted by adjusting the resistance values of the first resistor R1 and/or the second resistor R2, thereby improving the detection sensitivity of the first common voltage.
  • V+ represents the voltage value input at the non-inverting input terminal of the operational amplifier OP1
  • V1 is the first common voltage value
  • the second voltage-dividing subunit 412 includes a third resistor R3 and a fourth resistor R4, and the first end of the third resistor R3 is the second The input terminal of the voltage dividing subunit 412, the second terminal of the third resistor R3 and the first terminal of the fourth resistor R4 are interconnected with the inverting input terminal of the operational amplifier OP1; The second terminal is connected to the output terminal of the operational amplifier OP1.
  • the third resistor R3 and the fourth resistor R4 divide the voltage to achieve the output of the second common voltage.
  • V- represents the voltage value input to the inverting input terminal of the operational amplifier OP1
  • V2 is the second common voltage value
  • Vout represents the voltage value output from the output terminal of the operational amplifier OP1.
  • Vout is the deviation of the theoretical output value V1 and the actual output value V2
  • the deviation voltage is converted by ADC (analog to digital) to obtain the digital difference ⁇ code
  • code2 is the digital code after compensation and correction
  • this code is then output by the DAC (digital-to-analog conversion unit 22) and the output current signal amplifier 30, and the voltage drop caused by the back end can be corrected back to the setting Value.
  • This application also proposes a common voltage integrated circuit.
  • the common voltage integrated circuit includes: a common voltage output terminal Vcom;
  • the memory 10 is set to store digital common voltage and output
  • the signal conversion module 20 is configured to receive the digital common voltage and convert the digital common voltage into an analog first common voltage and output it;
  • the signal amplifier 30 is configured to amplify the simulated first common voltage to be converted into a second common voltage and output to the common voltage output terminal Vcom;
  • the common voltage compensation module 40 is configured to generate a compensation voltage according to the first common voltage and the second common voltage, convert it into a digital compensation voltage, and feed it back to the signal conversion module 20, so that the signal conversion module 20 according to the The digital compensation voltage and the digital common voltage are used to update the analog first common voltage and output.
  • the common voltage compensation module 40 includes a signal comparison unit 41 and an analog-to-digital signal conversion unit 42; the signal comparison unit 41 includes a first signal input terminal and a second signal input terminal, and the first signal of the signal comparison unit 41 The input terminal is connected to the output terminal of the signal conversion module 20, the second signal input terminal of the signal comparison unit 41 is connected to the common voltage output terminal Vcom, and the output terminal of the signal comparison unit 41 is connected to the modulus The input terminal of the signal conversion unit 42 is connected;
  • the signal conversion module 20 includes an adder 21 and a digital-to-analog conversion unit 22, a first input terminal of the adder 21 is connected to the memory 10, and a second input terminal of the adder 21 is the analog-to-digital signal
  • the output terminal of the conversion unit 42 is connected, the output terminal of the adder 21 is connected to the input terminal of the digital-analog conversion unit 22, and the output terminal of the digital-analog conversion unit 22 is connected to the signal amplifier 30.
  • the public voltage integrated circuit of the present application is provided with a memory 10, a signal conversion module 20 and a signal amplifier 30, and after the display device is powered on, the digital common voltage stored in the memory 10 is read by the signal conversion module 20 and the digital common voltage Converted to an analog common voltage, that is, the first common voltage is output to the signal amplifier 30. After the signal amplifier 30 performs signal amplification processing on the common voltage, it is output to the common electrode of the display panel to provide the common voltage for the display panel.
  • a common voltage compensation module 40 which generates a compensation voltage according to the first common voltage and the second common voltage, converts it into a digital compensation voltage and feeds it back to the signal conversion module 20, so that the signal conversion module 20 is based on the digital Compensating the voltage and the digital common voltage, updating the analog first common voltage and outputting.
  • the present application realizes stable generation of common voltage, solves the problems of afterimage, abnormal gray-scale display or crosstalk caused by the display panel due to the offset of the common voltage, and improves the display effect of the display device.
  • This application also proposes a display device, the display device comprising:
  • the display panel 200 includes a common voltage input terminal, multiple scanning lines and multiple data lines;
  • a plurality of output terminals of the source driver 300 are connected to the plurality of data lines of the display panel 200 one by one;
  • the gate driver 100 has a plurality of output terminals connected to the scan lines of the display panel 200 one by one; and,
  • the output terminal of the common voltage integrated circuit 600 is connected to the common voltage input terminal of the display panel.
  • the common voltage integrated circuit 600 For the detailed structure of the common voltage integrated circuit 600, reference may be made to the above-mentioned embodiments, which will not be repeated here; it can be understood that, since the above-mentioned common voltage integrated circuit 600 is used in the display device of the present application, the implementation of the display device of the present application The example includes all the technical solutions of all the embodiments of the common voltage integrated circuit 600 described above, and the technical effects achieved are also the same, which will not be repeated here.
  • the display device further includes a timing controller 400 and a driving power supply 500.
  • the timing controller 400 is respectively connected to the gate driver 100, the source driver 300, and the driving power supply 500.
  • the timing controller 400 is configured to receive an external circuit
  • the data signals, control signals and clock signals output by the module are converted into data signals, control signals and clock signals suitable for the gate driver 100 and the source driver 300 to realize the image display of the liquid crystal panel.
  • the control signals output by the timing controller 400 include gate control signals and source control signals.
  • the driving power supply 500 integrates a plurality of DC-DC conversion circuits with different circuit functions, and each conversion circuit outputs a different voltage value.
  • the input voltage of the input terminal of the driving power supply 500 is generally 5V or 12V.
  • the output voltage includes the operating voltage DVDD provided to the timing controller 400, and the gate turn-on voltage Vgh and the turn-off voltage provided to the gate driver 100.
  • the display panel 200 is composed of a plurality of pixels, and each pixel is composed of three sub-pixels of red, green, and blue. Each sub-pixel is composed of a thin film transistor and a pixel capacitor, and multiple thin film transistors constitute a thin film transistor array.
  • the timing controller 400 is respectively connected to the gate driver 100, the source driver 300, the common voltage integrated circuit 600, and the driving power supply 500.
  • the timing controller 400 is configured to receive data signals and control output from an external circuit module
  • the signals and clock signals are converted into data signals, control signals, and clock signals suitable for the gate driver 100 and the source driver 300 to realize the image display of the liquid crystal panel.
  • the control signals output by the timing controller 400 include gate control signals and source control signals.
  • the driving power supply 500 integrates a plurality of DC-DC conversion circuits with different circuit functions, and each conversion circuit outputs a different voltage value.
  • the input voltage of the input terminal of the driving power supply 500 is generally 5V or 12V, and the output voltage includes the operating voltage DVDD provided to the timing controller 400, and the gate turn-on voltage Vgh and the turn-off voltage provided to the gate driver 100; the display panel
  • the pixel motor and the common electrode of 200 are respectively connected to the source driver 300 and the common voltage integrated circuit 600 to correspond to the picture according to the voltage difference formed by the source driver 300 and the common voltage integrated circuit 600.

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal Display Device Control (AREA)

Abstract

一种公共电压集成电路及显示装置,该电路包括:公共电压输出端、储存器(10)、信号转换模块(20)、信号放大器(30)及公共电压补偿模块(40)。本申请根据第一公共电压和第二公共电压产生补偿电压,并转换为数字补偿电压后反馈至信号转换模块,以使信号转换模块根据数字补偿电压和数字公共电压,更新模拟第一公共电压并输出。

Description

公共电压集成电路及显示装置
相关申请的交叉引用
本申请要求2018年12月19日,申请号为201811559902.3,申请名称为“公共电压集成电路及显示装置”的中国专利申请的优先权,在此将其全文引入作为参考。
技术领域
本申请涉及集成技术领域,特别涉及一种公共电压集成电路及显示装置。
背景技术
这里的陈述仅提供与本申请有关的背景信息,而不必然地构成现有技术,在显示装置工作的过程中,显示装置利用像素电极、公共电极对夹在其间的液晶层施加一驱动电压差,从而使显示面板中液晶层的液晶分子发生旋转。
目前,公共电压大多由公共电压集成电路提供,由于集成电路内部阻抗的存在,将导致公共电压发生偏移。
技术解决方案
本申请的主要目的是提出一种公共电压集成电路及显示装置,旨在稳定的公共电压产生,提高显示装置的显示效果。
为实现上述目的,本申请提出一种公共电压集成电路,所述公共电压集成电路包括:
公共电压输出端;
存储器,设置为存储数字公共电压,并输出;
信号转换模块,设置为接收所述数字公共电压,并将所述数字公共电压转换为模拟第一公共电压后输出;
信号放大器,设置为将所述模拟第一公共电压进行放大处理,以转换为第二公共电压,并输出至所述公共电压输出端;
公共电压补偿模块,设置为根据所述第一公共电压和第二公共电压产生补偿电压,并转换为数字补偿电压后反馈至所述信号转换模块,以使所述信号转换模块根据所述数字补偿电压和数字公共电压,更新所述模拟第一公共电压并输出。
本申请还一种共电压集成电路,所述公共电压集成电路包括:
公共电压输出端;
存储器,设置为存储数字公共电压,并输出;
信号转换模块,设置为接收所述数字公共电压,并将所述数字公共电压转换为模拟第一公共电压后输出;
信号放大器,设置为将所述模拟第一公共电压进行放大处理,以转换为第二公共电压,并输出至所述公共电压输出端;
公共电压补偿模块,设置为根据所述第一公共电压和第二公共电压产生补偿电压,并转换为数字补偿电压后反馈至所述信号转换模块,以使所述信号转换模块根据所述数字补偿电压和数字公共电压,更新所述模拟第一公共电压并输出;
所述公共电压补偿模块:
包括信号比较单元、模数信号转换单元及信号生成单元;
所述信号比较单元包括第一信号输入端和第二信号输入端,所述信号比较单元的第一信号输入端与所述信号转换模块的输出端连接,所述信号比较单元的第二信号输入端与所述公共电压输出端连接,所述信号比较单元的输出端与所述模数信号转换单元的输入端连接;
所述转换模块包括加法器及数模转换单元,所述加法器的第一输入端与所述存储器连接,所述加法器的第二输入端为所述模数信号转换单元的输出端连接,所述加法器的输出端与所述数模转换单元的输入端连接,所述数模转化单元的输出端与所述信号放大器连接。
本申请还提出一种显示装置,所述显示装置包括:
显示面板,包括公共电压输入端、多条扫描线和多条数据线;
源极驱动器,其多个输出端与所述显示面板的多条数据线一一连接;
栅极驱动器,其多个输出端与所述显示面板的多条扫描线一一连接;
以及如上所述的公共电压集成电路,所述公共电压集成电路的输出端与所述显示面板的公共电压输入端连接。
本申请公共电压集成电路通过设置存储器、信号转换模块及信号放大器,并在显示装置上电工作后,通过信号转换模块读取存储器存储的数字公共电压,并将该数字公共电压转换为模拟公共电压,也即第一公共电压后输出至信号放大器,信号放大器将公共电压进行信号放大处理后,输出至显示面板的公共电极,从而为显示面板提供公共电压,本申请还设置有电压补偿模块,根据第一公共电压和第二公共电压产生补偿电压,并转换为数字补偿电压后反馈至所述信号转换模块,以使所述信号转换模块根据所述数字补偿电压和数字公共电压,更新所述模拟第一公共电压并输出。本申请实现了稳定的公共电压产生,解决了因公共电压偏移导致显示面板出现残像、灰阶显示异常或者串音的问题,提高了显示装置的显示效果。
附图说明
图1为本申请公共电压集成电路一实施例的功能模块示意图;
图2为本申请公共电压集成电路一实施例的电路示意图;
图3为本申请公共电压集成电路应用于显示装置一实施例的结构示意图。本申请目的的实现、功能特点及优点将结合实施例,参照附图做进一步说明。
本发明的实施方式
本申请提出一种公共电压集成电路(VCOM IC),适用于电视机、手机、电脑等具有显示面板的显示装置中。
本申请提出一种公共电压集成电路,适用于电视机、手机、电脑等具有显示面板的显示装置中,显示装置设置有显示面板、源极驱动器或称数据驱动器,以及栅极驱动器。
参照图1及图2,在本申请一实施例中,该公共电压集成电路包括:
公共电压输出端Vcom;
存储器10,设置为存储数字公共电压,并输出;
信号转换模块20,设置为接收所述数字公共电压,并将所述数字公共电压转换为模拟第一公共电压后输出;
信号放大器30,设置为将所述模拟第一公共电压进行放大处理,以转换为第二公共电压,并输出至所述公共电压输出端Vcom;
公共电压补偿模块40,设置为根据所述第一公共电压和第二公共电压产生补偿电压,并转换为数字补偿电压后反馈至所述信号转换模块20,以使所述信号转换模块20根据所述数字补偿电压和数字公共电压,更新所述模拟第一公共电压并输出。
本实施例中,存储器10可以采用可擦除存储器10、闪存存储器10等存储器10来实现,存储器10可以通过通讯接口及通讯电路与上位机通讯连接,并存储上位机输出的存储数字公共电压。
存储器10存储的数据大多为数字信号,而显示面板的驱动为模拟信号,本实施例中,信号转换模块20可以采用AD转换模块来实现,以将数字公共电压转换为模拟公共电压。
为了提高输出的公共电压对显示面板的液晶分子的驱动能力,本实施例还设置有信号放大器30将公共电压信号进行放大的信号放大器30。本实施中,信号放大器30可以设置为电流信号放大器30。
可以理解的是,显示面板中的液晶分子是靠电压改变其位置关系的,在液晶极性反转驱动时,会给液晶分子施加一个正负极改变的电压信号实现液晶分子的交流驱动。而给液晶分子施加电压的是子像素电容上的电压,该电容的一端连接显示面板的公共电极。显示面板中的公共电压是液晶交流驱动的参考电压,一般公共电压的产生电路是由显示面板中的电源管理集成电路输出一个AVDD作为输入源的一个可调是电阻网络再加上一个提高电压驱动能力的电压跟随放大器构成,公共电压的产生电路在产生公共电压后输出至显示面板的公共电极,该公共电压可以是保持不变的一固定值。
随着科学技术的发展,以及显示装置的集成度增加,公共电压越来越来的由公共电压集成电路来提供,也即在对液晶面板进行调试,并确定公共电压后,通过上位机及程序烧录接口,将数字公共电压存储在公共电压集成电路中。在显示装置上电工作后,公共电压集成电路将该数字公共电压进行信号转换及放大处理后,输出模拟公共电压至显示面板的公共电极,也即输出至显示面板子像素电容的一极,也即像素电极,显示面板子像素的另一极电压则由显示装置的数据驱动器提供,数据驱动器输出的电压与公共电极的电压差值即为驱动液晶分子实现偏转。
需要说明的是,在显示装置工作的过程中,显示装置利用像素电极、公共电极对夹在其间的液晶层施加一驱动电压差,从而使显示面板中液晶层的液晶分子发生旋转,进而控制显示装置中的背光电源发出光线的通过量以显示画面。驱动电压差是像素电极电压与加在公共电极的电位(公共电压)的压差而言的,因此,驱动显示需要稳定的公共电机电压,也即公共电压必须保持不变,公共电极一旦变化,则有可能实现显示面板出现残像、显示灰阶异常以及串音等现象,影响显示效果。
然而,随着显示面板的解析度越来越高,尺寸越来越大,公共电极的电流抽载越来越大,由于公共电压集成电路内部阻抗的存在,使得公共电压下降,尤其是电流越大,公共电压下降则越严重。此外公共电压还会受到显示面板的阵列层(array)影响,其中,阵列层(array)是用来传递显示画面的数据,随着显示的画面不同,公共电压也会有不同的偏移状况发生。
为了解决上述问题,本实施例通过设置公共电压补偿模块40,公共电压补模块包括第一输入端及第二输入端,公共电压补偿模块40的第一输入端与信号转换模块20连接,其第二输入端与公共电压输出端Vcom连接,以分别检测公共电压输出端Vcom前后的公共电压,也即第一公共电压,相当于原始公共电压,和第二公共电压,经信号放大器30进行电流信号放大处理的公共电压。第二公共电压经公共电压集成电路内部阻抗进行分压后,第二公共电压值小于第一公共电压值。本实施公共电压补偿模块40根据第一公共电压和第二公共电压产生补偿电压,该补偿电压即为第一公共电压与第二公共电压之间的差值。
本申请公共电压集成电路通过设置存储器10、信号转换模块20及信号放大器30,并在显示装置上电工作后,通过信号转换模块20读取存储器10存储的数字公共电压,并将该数字公共电压转换为模拟公共电压,也即第一公共电压后输出至信号放大器30,信号放大器30将公共电压进行信号放大处理后,输出至显示面板的公共电极,从而为显示面板提供公共电压,本申请还设置有公共电压补偿模块40,根据第一公共电压和第二公共电压产生补偿电压,并转换为数字补偿电压后反馈至所述信号转换模块20,以使所述信号转换模块20根据所述数字补偿电压和数字公共电压,更新所述模拟第一公共电压并输出。本申请实现了稳定的公共电压产生,解决了因公共电压偏移导致显示面板出现残像、灰阶显示异常或者串音的问题,提高了显示装置的显示效果。
参照图1及图2,在一可选实施例中,所述公共电压补偿模块40包括信号比较单元41及模数信号转换单元42;所述信号比较单元41包括第一信号输入端和第二信号输入端,所述信号比较单元41的第一信号输入端与所述信号转换模块20的输出端连接,所述信号比较单元41的第二信号输入端与所述公共电压输出端Vcom连接,所述信号比较单元41的输出端与所述模数信号转换单元42的输入端连接;所述模数信号转换单元42的输出端与所述信号转换模块20连接。
本实施例中,信号比较单元41设置的两个信号输入端分别与信号转换模块20和公共电压输出端Vcom连接,以检测信号转换模块20输出的第一公共电压,及公共电压输出端Vcom输出的第二公共电压,并将检测到的第一公共电压与第二公共电压进行比较,或者进行差值计算,并根据比较结果得到相应的补偿电压,该模拟补偿电压经模数信号转换单元42转换为数字补偿电压后输出。
参照图1及图2,上述实施例中,所述信号比较单元41包括运算放大器OP1、第一分压子单元411、第二分压子单元412,所述第一分压子单元411的输入端为所述信号比较单元41的第一信号输入端,所述第一分压子单元411的输出端与所述运算放大器OP1的正相输入端连接,所述第二分压子单元412的输入端为所述信号比较单元41的第二信号输入端,所述第二分压子单元412的输出端与所述运算放大器OP1的反相输入端连接,所述运算放大器OP1的输出端为所述信号比较单元41的输出端。
本实施例中,第一分压子单元411可以设置为检测信号转换模块20输出的第一公共电压,并将第一公共电压进行分压后,输出分压后的第一公共电压并输出至运算放大器OP1的正相输入端,第二分压子单元412则可以设置为检测公共电压输出端Vcom输出的第二公共电压,并将第二公共电压进行分压后,输出分压后的第二公共电压并输出至运算放大器OP1的反相输入端,运算放大器OP1可以设置成减法器,并计算第一公共电压与第二公共电压的差值,从而得到公共电压的补偿电压,并经模数信号转换单元42将模拟补偿电压转换为数字补偿电压。参照图1及图2,在一可选实施例中,所述第一分压子单元411包括第一电阻R1及第二电阻R2,所述第一电阻R1的第一端为所述第一分压子单元411的输入端,所述第一电阻R1的第二端经所述第二电阻R2接地,所述第一电阻R1和所述第二电阻R2的公共端为所述第一分压子单元411的输出端。
本实施例中,第一电阻R1及第二电阻R2进行分压以实现第一公共电压的输出,根据分压原理,第一电阻R1与第二电阻R2的比值越大,第一电阻R1上所分得的电压也就越大。这样,就可以通过调节第一电阻R1和/或第二电阻R2的阻值来调节的第一公共电压的输出值,进而提高第一公共电压的检测灵敏度。在一可选实施例中,第一电阻R1和第二电阻R2的阻值可以设置为相等。因此在第一电阻R1和第二电阻R2的阻值可以设置为相等时,运算放大器OP1输入端的电压可以表示为:V+ =V1/2;
其中,V+表示运算放大器OP1的正相输入端输入的电压值,V1为第一公共电压值。
参照图1及图2,在一可选实施例中,所述第二分压子单元412包括第三电阻R3及第四电阻R4,所述第三电阻R3的第一端为所述第二分压子单元412的输入端,所述第三电阻R3的第二端与所述第四电阻R4第一端与所述运算放大器OP1的反相输入端互连;所述第四电阻R4的第二端与所述运算放大器OP1的输出端连接。
本实施例中,第三电阻R3及第四电阻R4进行分压以实现第二公共电压的输出,运算放大器OP1的反相输入端接收到的电压其实质为,第二公共电压与运算放大器OP1的输出端进行差值计算得到,具体可以通过公式计算得到:V- = V2-(V2-Vout)/2 =(V2+Vout)/2;
其中,V- 表示运算放大器OP1的反相输入端输入的电压值,V2为第二公共电压值,Vout表示运算放大器OP1输出端输出的电压值。
根据运算放大器OP1的特性,V+ = V-,可以得到(V1)/2 =(V2+Vout)/2,
即V1=V2+Vout,最终得到Vout=V1-V2。
即Vout是理论输出值V1与实际输出值V2的偏差,那么将此偏差电压经ADC(模拟转数字)转换,得到数字型差值△code,再将此△code与初始code1相加,得到code2=code1+△code,code2便是经补偿修正后的数字code,此code再经DAC(数模转换单元22),和输出电流信号放大器30进行输出,便可以将后端造成的电压下降修正回设定值。
本申请还提出一种公共电压集成电路。
参照图1及图2,该公共电压集成电路包括:公共电压输出端Vcom;
存储器10,设置为存储数字公共电压,并输出;
信号转换模块20,设置为接收所述数字公共电压,并将所述数字公共电压转换为模拟第一公共电压后输出;
信号放大器30,设置为将所述模拟第一公共电压进行放大处理,以转换为第二公共电压,并输出至所述公共电压输出端Vcom;
公共电压补偿模块40,设置为根据所述第一公共电压和第二公共电压产生补偿电压,并转换为数字补偿电压后反馈至所述信号转换模块20,以使所述信号转换模块20根据所述数字补偿电压和数字公共电压,更新所述模拟第一公共电压并输出。所述公共电压补偿模块40:包括信号比较单元41及模数信号转换单元42;所述信号比较单元41包括第一信号输入端和第二信号输入端,所述信号比较单元41的第一信号输入端与所述信号转换模块20的输出端连接,所述信号比较单元41的第二信号输入端与所述公共电压输出端Vcom连接,所述信号比较单元41的输出端与所述模数信号转换单元42的输入端连接;
所述信号转换模块20包括加法器21及数模转换单元22,所述加法器21的第一输入端与所述存储器10连接,所述加法器21的第二输入端为所述模数信号转换单元42的输出端连接,所述加法器21的输出端与所述数模转换单元22的输入端连接,所述数模转换单元22的输出端与所述信号放大器30连接。
本申请公共电压集成电路通过设置存储器10、信号转换模块20及信号放大器30,并在显示装置上电工作后,通过信号转换模块20读取存储器10存储的数字公共电压,并将该数字公共电压转换为模拟公共电压,也即第一公共电压后输出至信号放大器30,信号放大器30将公共电压进行信号放大处理后,输出至显示面板的公共电极,从而为显示面板提供公共电压,本申请还设置有公共电压补偿模块40,根据第一公共电压和第二公共电压产生补偿电压,并转换为数字补偿电压后反馈至所述信号转换模块20,以使所述信号转换模块20根据所述数字补偿电压和数字公共电压,更新所述模拟第一公共电压并输出。本申请实现了稳定的公共电压产生,解决了因公共电压偏移导致显示面板出现残像、灰阶显示异常或者串音的问题,提高了显示装置的显示效果。
本申请还提出一种显示装置,所述显示装置包括:
显示面板200,包括公共电压输入端、多条扫描线和多条数据线;
源极驱动器300,其多个输出端与所述显示面板200的多条数据线一一连接;
栅极驱动器100,其多个输出端与所述显示面板200的多条扫描线一一连接;以及,
如上所述的公共电压集成电路600,所述公共电压集成电路600的输出端与所述显示面板的公共电压输入端连接。该公共电压集成电路600的详细结构可参照上述实施例,此处不再赘述;可以理解的是,由于在本申请显示装置中使用了上述公共电压集成电路600,因此,本申请显示装置的实施例包括上述公共电压集成电路600全部实施例的全部技术方案,且所达到的技术效果也完全相同,在此不再赘述。
本实施例中,显示装置还包括时序控制器400及驱动电源500,时序控制器400分别与栅极驱动器100、源极驱动器300以及驱动电源500连接,时序控制器400用于设置为接收外部电路模块输出的数据信号、控制信号以及时钟信号,并转换成适合于栅极驱动器100、源极驱动器300的数据信号、控制信号以及时钟信号,实现液晶面板的图像显示。时序控制器400输出的控制信号包括栅极控制信号和源极控制信号。驱动电源500集成了多个不同电路功能的直流-直流转换电路,每个转换电路输出不同的电压值。驱动电源500的输入端输入的电压一般为5V或12V,输出的电压包括给时序控制器400提供的工作电压DVDD,以及给栅极驱动器100提供的栅极开启电压Vgh和关断电压。显示面板200由多个像素组成,每个像素又由红绿蓝三个子像素组成。每个子像素由一个薄膜晶体管和像素电容组成,多个薄膜晶体管构成了薄膜晶体管阵列。
本实施例中,时序控制器400分别与栅极驱动器100、源极驱动器300、公共电压集成电路600以及驱动电源500连接,时序控制器400用于设置为接收外部电路模块输出的数据信号、控制信号以及时钟信号,并转换成适合于栅极驱动器100、源极驱动器300的数据信号、控制信号以及时钟信号,实现液晶面板的图像显示。时序控制器400输出的控制信号包括栅极控制信号和源极控制信号。驱动电源500集成了多个不同电路功能的直流-直流转换电路,每个转换电路输出不同的电压值。驱动电源500的输入端输入的电压一般为5V或12V,输出的电压包括给时序控制器400提供的工作电压DVDD,以及给栅极驱动器100提供的栅极开启电压Vgh和关断电压;显示面板200的像素电机与公共电极分别与源极驱动器300与公共电压集成电路600连接,以根据源极驱动器300与公共电压集成电路600形成的电压差形式对应的画面。
以上所述仅为本申请的可选实施例,并非因此限制本申请的专利范围,凡是在本申请的申请构思下,利用本申请说明书及附图内容所作的等效结构变换,或直接/间接运用在其他相关的技术领域均包括在本申请的专利保护范围内。

Claims (17)

  1. 一种公共电压集成电路,其中,所述公共电压集成电路包括:公共电压输出端;
    存储器,设置为存储数字公共电压,并输出;
    信号转换模块,设置为接收所述数字公共电压,并将所述数字公共电压转换为模拟第一公共电压后输出;
    信号放大器,设置为将所述模拟第一公共电压进行放大处理,以转换为第二公共电压,并输出至所述公共电压输出端;
    公共电压补偿模块,设置为根据所述第一公共电压和第二公共电压产生补偿电压,并转换为数字补偿电压后反馈至所述信号转换模块,以使所述信号转换模块根据所述数字补偿电压和数字公共电压,更新所述模拟第一公共电压并输出。
  2. 如权利要求1所述的公共电压集成电路,其中,所述公共电压补偿模块包括信号比较单元、模数信号转换单元及信号生成单元;
    所述信号比较单元包括第一信号输入端和第二信号输入端,所述信号比较单元的第一信号输入端与所述信号转换模块的输出端连接,所述信号比较单元的第二信号输入端与所述公共电压输出端连接,所述信号比较单元的输出端与所述模数信号转换单元的输入端连接;所述模数信号转换单元的输出端与所述信号转换模块连接。
  3. 如权利要求2所述的公共电压集成电路,其中,所述信号比较单元包括运算放大器、第一分压子单元、第二分压子单元,所述第一分压子单元的输入端为所述信号比较单元的第一信号输入端,所述第一分压子单元的输出端与所述运算放大器的正相输入端连接,所述第二分压子单元的输入端为所述信号比较单元的第二信号输入端,所述第二分压子单元的输出端与所述运算放大器的反相输入端连接,所述运算放大器的输出端为所述信号比较单元的输出端。
  4. 如权利要求3所述的公共电压集成电路,其中,所述第一分压子单元包括第一电阻及第二电阻,所述第一电阻的第一端为所述第一分压子单元的输入端,所述第一电阻的第二端经所述第二电阻接地,所述第一电阻和所述第二电阻的公共端为所述第一分压子单元的输出端。
  5. 如权利要求4所述的公共电压集成电路,其中,所述第一电阻和所述第二电阻的阻值相等。
  6. 如权利要求5所述的公共电压集成电路,其中,所述运算放大器输入端的电压表示为:
    V+ =V1/2;
    其中,V+表示所述运算放大器的正相输入端输入的电压值,V1为第一公共电压值。
  7. 如权利要求6所述的公共电压集成电路,其中,所述运算放大器的反相输入端接收到的电压为所述第二公共电压与运算放大器的输出端进行差值计算得到,所述运算放大器的反相输入端接收到的电压为以以下公式计算得到:
    V- = V2-(V2-Vout)/2 =(V2+Vout)/2;
    其中,V- 表示运算放大器的反相输入端输入的电压值,V2为第二公共电压值,Vout表示运算放大器输出端输出的电压值;
    根据运算放大器的特性V+ = V-,得到(V1)/2 =(V2+Vout)/2,即V1=V2+Vout,得出Vout=V1-V2。
  8. 如权利要求3所述的公共电压集成电路,其中,所述第二分压子单元包括第三电阻及第四电阻,所述第三电阻的第一端为所述第二分压子单元的输入端,所述第三电阻的第二端与所述第四电阻第一端与所述运算放大器的反相输入端互连;所述第四电阻的第二端与所述运算放大器的输出端连接。
  9. 如权利要求3所述的公共电压集成电路,其中,所述运算放大器设置为减法器,所述减法器计算第一公共电压与第二公共电压的差值,以得到公共电压的补偿电压,并经所述模数信号转换单元将模拟补偿电压转换为数字补偿电压。
  10. 如权利要求1所述的公共电压集成电路,其中,所述转换模块包括加法器及数模转换单元,所述加法器的第一输入端与所述存储器连接,所述加法器的第二输入端为所述电压补偿模块,所述加法器的输出端与所述数模转换单元的输入端连接,所述数模转化单元的输出端与所述信号放大器连接。
  11. 如权利要求1所述的公共电压集成电路,其中,所述信号放大器为电流信号放大器。
  12. 如权利要求1所述的公共电压集成电路,其中,所述补偿电压为所述第一公共电压与所述第二公共电压之间的差值。
  13. 一种公共电压集成电路,其中,所述公共电压集成电路包括:
    公共电压输出端;
    存储器,设置为存储数字公共电压,并输出;
    信号转换模块,设置为接收所述数字公共电压,并将所述数字公共电压转换为模拟第一公共电压后输出;
    信号放大器,设置为将所述模拟第一公共电压进行放大处理,以转换为第二公共电压,并输出至所述公共电压输出端;
    公共电压补偿模块,设置为根据所述第一公共电压和第二公共电压产生补偿电压,并转换为数字补偿电压后反馈至所述信号转换模块,以使所述信号转换模块根据所述数字补偿电压和数字公共电压,更新所述模拟第一公共电压并输出;
    所述公共电压补偿模块:
    包括信号比较单元、模数信号转换单元及信号生成单元;
    所述信号比较单元包括第一信号输入端和第二信号输入端,所述信号比较单元的第一信号输入端与所述信号转换模块的输出端连接,所述信号比较单元的第二信号输入端与所述公共电压输出端连接,所述信号比较单元的输出端与所述模数信号转换单元的输入端连接;
    所述转换模块包括加法器及数模转换单元,所述加法器的第一输入端与所述存储器连接,所述加法器的第二输入端为所述模数信号转换单元的输出端连接,所述加法器的输出端与所述数模转换单元的输入端连接,所述数模转化单元的输出端与所述信号放大器连接。
  14. 一种显示装置,其中,所述显示装置包括:
    显示面板,包括公共电压输入端、多条扫描线和多条数据线;
    源极驱动器,其多个输出端与所述显示面板的多条数据线一一连接;
    栅极驱动器,其多个输出端与所述显示面板的多条扫描线一一连接;
    以及,公共电压集成电路,所述公共电压集成电路的输出端与所述显示面板的公共电压输入端连接;所述公共电压集成电路包括:
    公共电压输出端;
    存储器,设置为存储数字公共电压,并输出;
    信号转换模块,设置为接收所述数字公共电压,并将所述数字公共电压转换为模拟第一公共电压后输出;
    信号放大器,设置为将所述模拟第一公共电压进行放大处理,以转换为第二公共电压,并输出至所述公共电压输出端;
    公共电压补偿模块,设置为根据所述第一公共电压和第二公共电压产生补偿电压,并转换为数字补偿电压后反馈至所述信号转换模块,以使所述信号转换模块根据所述数字补偿电压和数字公共电压,更新所述模拟第一公共电压并输出。
  15. 如权利要求14所述的显示装置,其中,所述显示装置还包括时序控制器及驱动电源,所述时序控制器分别与所述栅极驱动器、所述源极驱动器及所述驱动电源连接。
  16. 如权利要求14所述的显示装置,其中,所述显示面板包括多个像素,每个所述像素均具有红绿蓝三个子像素。
  17. 如权利要求16所述的显示装置,其中,每个所述子像素由一个薄膜晶体管和像素电容组成,多个所述薄膜晶体管构成薄膜晶体管阵列。
PCT/CN2019/123365 2018-12-19 2019-12-05 公共电压集成电路及显示装置 WO2020125429A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201811559902.3 2018-12-19
CN201811559902.3A CN109509447B (zh) 2018-12-19 2018-12-19 公共电压集成电路及显示装置

Publications (1)

Publication Number Publication Date
WO2020125429A1 true WO2020125429A1 (zh) 2020-06-25

Family

ID=65753800

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2019/123365 WO2020125429A1 (zh) 2018-12-19 2019-12-05 公共电压集成电路及显示装置

Country Status (2)

Country Link
CN (1) CN109509447B (zh)
WO (1) WO2020125429A1 (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109509447B (zh) * 2018-12-19 2020-08-04 惠科股份有限公司 公共电压集成电路及显示装置
TWI721827B (zh) * 2020-03-17 2021-03-11 凌巨科技股份有限公司 液晶顯示裝置的電壓補償電路及其方法
CN111833826B (zh) * 2020-07-23 2021-11-23 昆山龙腾光电股份有限公司 公共电压补偿电路及其显示装置

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070164963A1 (en) * 2006-01-19 2007-07-19 Kim Taek-Young Common voltage generation circuit and liquid crystal display comprising the same
US20100277399A1 (en) * 2009-05-04 2010-11-04 Hui-Lung Yu Common-voltage compensation circuit and compensation method for use in a liquid crystal display
CN102842280A (zh) * 2012-08-31 2012-12-26 京东方科技集团股份有限公司 一种公共电压补偿电路、方法及液晶显示装置
CN104700768A (zh) * 2015-04-03 2015-06-10 京东方科技集团股份有限公司 一种公共电压补偿电路、其补偿方法及显示装置
KR20160094511A (ko) * 2015-01-30 2016-08-10 엘지디스플레이 주식회사 표시장치 및 그 구동방법
CN106875880A (zh) * 2017-04-28 2017-06-20 合肥京东方光电科技有限公司 一种公共电压补偿电路、补偿方法及显示装置
CN107680546A (zh) * 2017-09-28 2018-02-09 深圳市华星光电技术有限公司 补偿延迟电路及显示装置
CN109509447A (zh) * 2018-12-19 2019-03-22 惠科股份有限公司 公共电压集成电路及显示装置

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102243849B (zh) * 2011-06-14 2013-06-05 华映视讯(吴江)有限公司 显示面板的驱动系统及其驱动方法
CN104036743A (zh) * 2014-06-03 2014-09-10 京东方科技集团股份有限公司 一种生成伽马参考电压的电路、阵列基板及显示装置
CN207663771U (zh) * 2017-08-30 2018-07-27 昆山龙腾光电有限公司 公共电压发生电路

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070164963A1 (en) * 2006-01-19 2007-07-19 Kim Taek-Young Common voltage generation circuit and liquid crystal display comprising the same
US20100277399A1 (en) * 2009-05-04 2010-11-04 Hui-Lung Yu Common-voltage compensation circuit and compensation method for use in a liquid crystal display
CN102842280A (zh) * 2012-08-31 2012-12-26 京东方科技集团股份有限公司 一种公共电压补偿电路、方法及液晶显示装置
KR20160094511A (ko) * 2015-01-30 2016-08-10 엘지디스플레이 주식회사 표시장치 및 그 구동방법
CN104700768A (zh) * 2015-04-03 2015-06-10 京东方科技集团股份有限公司 一种公共电压补偿电路、其补偿方法及显示装置
CN106875880A (zh) * 2017-04-28 2017-06-20 合肥京东方光电科技有限公司 一种公共电压补偿电路、补偿方法及显示装置
CN107680546A (zh) * 2017-09-28 2018-02-09 深圳市华星光电技术有限公司 补偿延迟电路及显示装置
CN109509447A (zh) * 2018-12-19 2019-03-22 惠科股份有限公司 公共电压集成电路及显示装置

Also Published As

Publication number Publication date
CN109509447B (zh) 2020-08-04
CN109509447A (zh) 2019-03-22

Similar Documents

Publication Publication Date Title
CN107452354B (zh) 一种灰阶控制电路、显示驱动电路及显示装置
US8139015B2 (en) Amplification circuit, driver circuit for display, and display
WO2020125429A1 (zh) 公共电压集成电路及显示装置
US20070024565A1 (en) Display device, method of driving the same and driving device for driving the same
US20210134239A1 (en) Gamma voltage generating circuit, driver circuit and display device
WO2020118758A1 (zh) 公共电压调节电路及公共电压调节方法
US20170032758A1 (en) Gamma reference voltage generator and display device having the same
JP4932365B2 (ja) 表示装置の駆動装置及びこれを含む表示装置
CN109767737B (zh) 公共电压补偿方法及其显示装置
US11120772B1 (en) Source driving circuit, display apparatus and operation method of display apparatus
US20070290969A1 (en) Output buffer for gray-scale voltage source
US9978326B2 (en) Liquid crystal display device and driving method thereof
KR102487518B1 (ko) 데이터 구동 회로 및 이를 포함하는 표시 장치
TWI714401B (zh) 觸控顯示裝置、共同驅動電路及驅動方法
US8174470B2 (en) Liquid crystal display device
CN110728961A (zh) 一种液晶显示器上电延时控制电路和控制方法
US20240086012A1 (en) Display device having touch sensor and method for driving the same
KR101349345B1 (ko) 횡전계형 액정표시장치
TWI709951B (zh) 用於源極驅動裝置之驅動方法及其顯示系統
CN106226934B (zh) 一种检测电路、显示基板、显示面板、显示装置
US20180293948A1 (en) Driving device for liquid crystal panel and driving method for the same
TWI757813B (zh) 抑制顯示面板閃爍之驅動方法及其驅動電路
JP5086010B2 (ja) Lcdパネル駆動回路
KR20180013152A (ko) 표시장치
WO2020140291A1 (zh) 防窥电路及其驱动方法、显示装置

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 19898293

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

32PN Ep: public notification in the ep bulletin as address of the adressee cannot be established

Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 08.10.2021)

122 Ep: pct application non-entry in european phase

Ref document number: 19898293

Country of ref document: EP

Kind code of ref document: A1