WO2018150938A1 - Procédé de transmission et dispositif de réception - Google Patents

Procédé de transmission et dispositif de réception Download PDF

Info

Publication number
WO2018150938A1
WO2018150938A1 PCT/JP2018/003900 JP2018003900W WO2018150938A1 WO 2018150938 A1 WO2018150938 A1 WO 2018150938A1 JP 2018003900 W JP2018003900 W JP 2018003900W WO 2018150938 A1 WO2018150938 A1 WO 2018150938A1
Authority
WO
WIPO (PCT)
Prior art keywords
matrix
ldpc code
bits
parity check
bit
Prior art date
Application number
PCT/JP2018/003900
Other languages
English (en)
Japanese (ja)
Inventor
雄二 篠原
山本　真紀子
Original Assignee
ソニー株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP2017056766A external-priority patent/JP6895052B2/ja
Application filed by ソニー株式会社 filed Critical ソニー株式会社
Priority to KR1020197023222A priority Critical patent/KR102474683B1/ko
Priority to EP18753795.6A priority patent/EP3584938B1/fr
Priority to US16/477,154 priority patent/US10958291B2/en
Priority to BR112019016746A priority patent/BR112019016746A2/pt
Publication of WO2018150938A1 publication Critical patent/WO2018150938A1/fr
Priority to PH12019501865A priority patent/PH12019501865A1/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/25—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM]
    • H03M13/255—Error detection or forward error correction by signal space coding, i.e. adding redundancy in the signal constellation, e.g. Trellis Coded Modulation [TCM] with Low Density Parity Check [LDPC] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2792—Interleaver wherein interleaving is performed jointly with another technique such as puncturing, multiplexing or routing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/033—Theoretical methods to calculate these checking codes
    • H03M13/036—Heuristic code construction methods, i.e. code construction or code search based on using trial-and-error
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1105—Decoding
    • H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/116—Quasi-cyclic LDPC [QC-LDPC] codes, i.e. the parity-check matrix being composed of permutation or circulant sub-matrices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
    • H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
    • H03M13/1148—Structural properties of the code parity-check or generator matrix
    • H03M13/118—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure
    • H03M13/1185—Parity check matrix structured for simplifying encoding, e.g. by having a triangular or an approximate triangular structure wherein the parity-check matrix comprises a part with a double-diagonal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2703—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques the interleaver involving at least two directions
    • H03M13/2707—Simple row-column interleaver, i.e. pure block interleaving
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2778—Interleaver using block-wise interleaving, e.g. the interleaving matrix is sub-divided into sub-matrices and the permutation is performed in blocks of sub-matrices
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/615—Use of computational or mathematical techniques
    • H03M13/616—Matrix operations, especially for generator matrices or check matrices, e.g. column or row permutations
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0071—Use of interleaving
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/32—Carrier systems characterised by combinations of two or more of the types covered by groups H04L27/02, H04L27/10, H04L27/18 or H04L27/26
    • H04L27/34—Amplitude- and phase-modulated carrier systems, e.g. quadrature-amplitude modulated carrier systems
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Mathematical Physics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Algebra (AREA)
  • Computing Systems (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

La présente invention concerne un procédé de transmission et un dispositif de réception qui permettent d'assurer une excellente qualité de communication dans un transfert de données mettant en œuvre des codes LDPC. Lors d'un entrelacement par groupes, un code LDPC ayant une longueur de code N de 69 120 bits est entrelacé sur une base de groupes de bits de 360 bits par groupe. Lors d'un désentrelacement par groupes, l'ordre du code LDPC entrelacé est restauré à l'ordre original. L'invention peut être appliquée, par exemple, au transfert de données et similaires mettant en œuvre des codes LDPC.
PCT/JP2018/003900 2017-02-20 2018-02-06 Procédé de transmission et dispositif de réception WO2018150938A1 (fr)

Priority Applications (5)

Application Number Priority Date Filing Date Title
KR1020197023222A KR102474683B1 (ko) 2017-02-20 2018-02-06 송신 방법, 및 수신 장치
EP18753795.6A EP3584938B1 (fr) 2017-02-20 2018-02-06 Entrelacement des bits pour les codes ldpc de longueur 69120 et de taux 3/16 en combinaison avec 1024qam
US16/477,154 US10958291B2 (en) 2017-02-20 2018-02-06 Transmission method and reception device
BR112019016746A BR112019016746A2 (pt) 2017-02-20 2018-02-06 método de transmissão, e, dispositivo de recepção.
PH12019501865A PH12019501865A1 (en) 2017-02-20 2019-08-13 Transmission method and reception device

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2017-028567 2017-02-20
JP2017028567 2017-02-20
JP2017-056766 2017-03-23
JP2017056766A JP6895052B2 (ja) 2017-02-20 2017-03-23 送信装置、送信方法、受信装置、及び、受信方法

Publications (1)

Publication Number Publication Date
WO2018150938A1 true WO2018150938A1 (fr) 2018-08-23

Family

ID=63169284

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/JP2018/003900 WO2018150938A1 (fr) 2017-02-20 2018-02-06 Procédé de transmission et dispositif de réception

Country Status (2)

Country Link
JP (1) JP7251678B2 (fr)
WO (1) WO2018150938A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019036960A (ja) * 2017-08-16 2019-03-07 日本放送協会 送信装置、受信装置及びチップ

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4224777B2 (ja) 2003-05-13 2009-02-18 ソニー株式会社 復号方法および復号装置、並びにプログラム
JP2015130602A (ja) * 2014-01-08 2015-07-16 ソニー株式会社 データ処理装置及びデータ処理方法
WO2015178216A1 (fr) * 2014-05-21 2015-11-26 ソニー株式会社 Dispositif et procédé de traitement de données

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10425110B2 (en) 2014-02-19 2019-09-24 Samsung Electronics Co., Ltd. Transmitting apparatus and interleaving method thereof
US20160204804A1 (en) 2015-01-13 2016-07-14 Sony Corporation Data processing apparatus and method
JP6885029B2 (ja) 2016-11-18 2021-06-09 ソニーグループ株式会社 送信装置、及び、送信方法

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4224777B2 (ja) 2003-05-13 2009-02-18 ソニー株式会社 復号方法および復号装置、並びにプログラム
JP2015130602A (ja) * 2014-01-08 2015-07-16 ソニー株式会社 データ処理装置及びデータ処理方法
WO2015178216A1 (fr) * 2014-05-21 2015-11-26 ソニー株式会社 Dispositif et procédé de traitement de données

Non-Patent Citations (5)

* Cited by examiner, † Cited by third party
Title
"Digital Video Broadcasting (DVB); Frame structure channel coding and modulation for a second generation digital terrestrial television broadcasting system (DVB-T2)", ETSI EN 302 755, V1. 3.1, April 2012 (2012-04-01), pages 40 - 46 , 129-138, XP055537535 *
ATSC STANDARD: PHYSICAL LAYER PROTOCOL (A/322, 7 September 2016 (2016-09-07)
H. JINA. KHANDEKARR. J. MCELIECE: "Irregular Repeat-Accumulate Codes", PROCEEDINGS OF 2ND INTERNATIONAL SYMPOSIUM ON TURBO CODES AND RELATED TOPICS, September 2000 (2000-09-01), pages 1 - 8
KYUNG-JOONG KIM ET AL.: "Low-Density Parity-Check Codes for ATSC 3. 0", IEEE TRANSACTIONS ON BROADCASTING, vol. 62, no. 1, March 2016 (2016-03-01), pages 189 - 196, XP011608958 *
S. Y. CHUNGG. D. FORNEYT. J. RICHARDSONR. URBANKE: "On the Design of Low-Density Parity-Check Codes within 0 . 0045 dB of the Shannon Limit", IEEE COMMUNICATIONS LEGGERS, vol. 5, no. 2, February 2001 (2001-02-01)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019036960A (ja) * 2017-08-16 2019-03-07 日本放送協会 送信装置、受信装置及びチップ
JP7090506B2 (ja) 2017-08-16 2022-06-24 日本放送協会 送信装置、受信装置及びチップ

Also Published As

Publication number Publication date
JP2022093664A (ja) 2022-06-23
JP7251678B2 (ja) 2023-04-04

Similar Documents

Publication Publication Date Title
WO2018092617A1 (fr) Dispositif et procédé d'émission, et dispositif et procédé de réception
WO2015178216A1 (fr) Dispositif et procédé de traitement de données
WO2015178215A1 (fr) Dispositif et procédé de traitement de données
WO2015178213A1 (fr) Dispositif et procédé de traitement de données
WO2018092616A1 (fr) Dispositif et procédé d'émission, dispositif et procédé de réception
WO2018092613A1 (fr) Dispositif et procédé d'émission, et dispositif et procédé de réception
WO2018143007A1 (fr) Procédé de transmission et dispositif de réception
WO2015178212A1 (fr) Dispositif et procédé de traitement de données
WO2018092614A1 (fr) Dispositif et procédé d'émission, dispositif et procédé de réception
WO2018092618A1 (fr) Dispositif et procédé d'émission, et dispositif et procédé de réception
WO2018092615A1 (fr) Dispositif et procédé d'émission, et dispositif et procédé de réception
WO2015178211A1 (fr) Dispositif et procédé de traitement de données
WO2015141489A1 (fr) Dispositif et procédé de traitement de données
JP2021132405A (ja) 送信装置、送信方法、受信装置、及び、受信方法
WO2018143011A1 (fr) Procédé de transmission et dispositif de réception
WO2018143008A1 (fr) Procédé de transmission et dispositif de réception
JP6903979B2 (ja) 送信装置、送信方法、受信装置、及び、受信方法
WO2015178210A1 (fr) Dispositif et procédé de traitement de données
JP2019016852A (ja) 送信方法、及び、受信装置
WO2018143009A1 (fr) Procédé de transmission et dispositif de réception
JP2021141605A (ja) 送信装置、送信方法、受信装置、及び、受信方法
JP2021132404A (ja) 送信装置、送信方法、受信装置、及び、受信方法
WO2015141488A1 (fr) Dispositif et procédé de traitement de données
WO2018150938A1 (fr) Procédé de transmission et dispositif de réception
WO2018150935A1 (fr) Procédé de transmission et dispositif de réception

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 18753795

Country of ref document: EP

Kind code of ref document: A1

ENP Entry into the national phase

Ref document number: 20197023222

Country of ref document: KR

Kind code of ref document: A

REG Reference to national code

Ref country code: BR

Ref legal event code: B01A

Ref document number: 112019016746

Country of ref document: BR

NENP Non-entry into the national phase

Ref country code: DE

WWE Wipo information: entry into national phase

Ref document number: 2018753795

Country of ref document: EP

ENP Entry into the national phase

Ref document number: 112019016746

Country of ref document: BR

Kind code of ref document: A2

Effective date: 20190813