WO2018035810A1 - Card reader - Google Patents

Card reader Download PDF

Info

Publication number
WO2018035810A1
WO2018035810A1 PCT/CN2016/096722 CN2016096722W WO2018035810A1 WO 2018035810 A1 WO2018035810 A1 WO 2018035810A1 CN 2016096722 W CN2016096722 W CN 2016096722W WO 2018035810 A1 WO2018035810 A1 WO 2018035810A1
Authority
WO
WIPO (PCT)
Prior art keywords
interface
card reader
power supply
power
current
Prior art date
Application number
PCT/CN2016/096722
Other languages
French (fr)
Chinese (zh)
Inventor
刘志伟
张强
张青涛
Original Assignee
深圳市大疆创新科技有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳市大疆创新科技有限公司 filed Critical 深圳市大疆创新科技有限公司
Priority to CN201680003566.7A priority Critical patent/CN107636676B/en
Priority to PCT/CN2016/096722 priority patent/WO2018035810A1/en
Publication of WO2018035810A1 publication Critical patent/WO2018035810A1/en

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K7/00Methods or arrangements for sensing record carriers, e.g. for reading patterns
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Definitions

  • the present invention relates to the field of electronic device technologies, and in particular, to a card reader.
  • SSD Solid State Disk of the Peripheral Component Interconnect Express (PCIE) interface
  • PCIE Peripheral Component Interconnect Express
  • SATA Serial ATA
  • the read/write rate is better for system requirements that require high interface speed. But at the same time as the rate increases, the power consumption is also higher than the SSD of the SATA interface.
  • the PCIE interface SSD cannot be directly connected to the computer at present. It must be connected to the PCIE card slot of the computer motherboard through the adapter board for system memory. If you need to be able to support mobile storage, the current common interface is the computer's universal serial bus USB interface.
  • the USB interface can directly supply current to the downstream load, but in actual use, you need to pay attention to the ability of the USB interface to provide current.
  • Standard the USB2.0 interface current output capability of the personal computer is 0.5A
  • the USB3.0 interface current output capability is 0.9A.
  • the power of a single interface cannot support the power consumption requirements of PCIE SSD.
  • two USB ports must be used to provide power to increase the power output of the interface.
  • the second USB interface generally only provides power pins and no longer connects to data signals. At present, the two USB interfaces provide power supply by directly connecting the power supplies of the two USB interfaces, or connecting the rear load through a diode, as described below:
  • the first USB interface 101 and the second USB interface 102 are directly connected to simultaneously supply current to the subsequent stage load 103 to increase the output power.
  • the interface current will be reversed.
  • the first USB interface 201 is connected to the rear stage load 205 through the first diode 203
  • the second USB interface 202 is connected to the rear stage load 205 through the second diode 204, so that the problem of current backflow can be avoided.
  • only one USB interface can supply current to the post-load 205 at the same time. The utilization efficiency of simultaneously powering two USB interfaces is not improved.
  • the embodiment of the invention provides a card reader, which aims to solve the problem that the two USB interface voltages are inconsistent and the interface current is reversed when two USB interfaces are simultaneously powered, and only one USB interface can supply current at the same time.
  • the utilization efficiency of the simultaneous power supply of the two USB interfaces is not improved.
  • a first aspect of the embodiments of the present invention provides a card reader, including:
  • a first interface disposed on the substrate, for accessing at least two power supply links
  • a power load sharing module disposed on the substrate and electrically connected to the first interface, configured to adjust a power supply voltage of the at least two power supply links to an equivalent voltage, and the at least two paths The supply current of the power supply link is simultaneously supplied to the downstream load.
  • the power load sharing module is further configured to provide the power supply current of the at least two power supply links to the back load in an equal or proportional manner.
  • the power load sharing module is further configured to detect a current of each of the first interfaces connected to the power supply link, where a current of one of the first interfaces is connected to the power supply link is sufficient When the post-stage load provides the operating current, the power load sharing module selects the first interface to access the power supply link to provide an operating current for the post-stage load.
  • the power load sharing module is a dual power sharing current control chip.
  • the power supply link is two paths.
  • the first interface is provided with one or two.
  • the first interface may be connected to two external interfaces on the terminal device corresponding to the two power supply links through one power line;
  • one end of the power line is provided with a first port adapted to the first interface, and the other end is provided with two second ports adapted to the external interface.
  • the first interface may be connected to two external interfaces on the terminal device corresponding to the two power supply links through two power lines;
  • one end of the power line is provided with a first port adapted to the first interface, and the other end is provided with a second port adapted to the external interface.
  • the external interface is a standard universal serial bus USB interface
  • the first interface is a standard USB interface, a mini Mini USB interface or a micro Micro USB interface.
  • the terminal device is a personal computer PC.
  • the card reader is a solid state hard disk card reader.
  • the card reader further includes:
  • the second interface is disposed on the substrate for plugging the solid state hard disk.
  • the second interface is a fast peripheral component interconnect standard PCIE interface.
  • the first interface is a USB interface.
  • the card reader further includes:
  • the PCIE-to-UEB bridge chip is disposed on the substrate and located between the first interface and the second interface.
  • the post-stage load comprises: a card reader circuit and a solid state hard disk circuit.
  • a power load sharing module is disposed between the power supply end and the load end, and voltages of two USB interfaces that are not equal are adjusted to be equal voltages for the rear stage load, thereby avoiding current backflow.
  • the problem is that both USB interfaces can simultaneously supply current to the downstream load. Therefore, compared with the prior art, the embodiment of the present invention not only solves the problem that the voltages of the two USB interfaces are inconsistent when the two USB interfaces are simultaneously powered, and the interface current is reversed, and only one USB interface can supply current at the same time. The utilization efficiency of the simultaneous power supply of the two USB interfaces is not improved.
  • FIG. 1 is a schematic diagram of a power supply of a card reader in the prior art
  • FIG. 2 is another schematic diagram of power supply of a card reader in the prior art
  • FIG. 3 is a schematic structural diagram of an embodiment of a card reader according to an embodiment of the present invention.
  • FIG. 3 is a schematic structural diagram of an embodiment of a card reader according to an embodiment of the present invention.
  • the card reader is mainly used for reading and writing an SSD of a PCIE interface, and includes: a substrate 301, a first interface 302, and a power load.
  • the module 303 and the second interface 304 are equally divided.
  • the substrate 301 is a circuit board of a card reader.
  • the substrate 301 may be a printed circuit board PCB or other type of circuit board, which is not limited herein.
  • the first interface 302 is disposed on the base 301 for accessing at least two power supply links.
  • the first interface 302 can be a standard USB interface, a mini Mini USB interface, a micro Micro USB interface, or other types of interfaces. limited.
  • the first interface 302 is provided with two, and is a USB interface, such as the first USB interface 3021 and the first USB interface 3022 shown in FIG.
  • the first interface 302 can be set to one or two, or even more, specifically here. Not limited. Taking the two-way power supply link as an example, in the case that one of the first interfaces 302 is provided, the first interface 302 can be connected to two external interfaces on the terminal device corresponding to the two power supply links through one power supply line. Wherein, one end of the power line is provided with a first port adapted to the first interface, and the other end is provided with two second ports adapted to the external interface.
  • the two first interfaces 302 can be respectively connected to two external interfaces on the terminal device corresponding to the two power supply links through a power line.
  • one end of the power line is provided with a first port adapted to the first interface, and the other end is provided with a second port adapted to the external interface.
  • the terminal device described above may be a personal computer PC, and the external interface may be a USB port on the PC.
  • the power load sharing module 303 is disposed on the substrate 301 and electrically connected to the first interface 302, configured to adjust a supply voltage of at least two power supply links to an equivalent voltage, and supply current of at least two power supply links. Also provided to the rear load. Secondly, the power load sharing module 303 is further configured to supply the supply current of at least two power supply links to the subsequent load equivalent or proportionally.
  • the power load sharing module 303 is further configured to detect the current of each of the first interfaces 302 connected to the power supply link, and when the current of one of the first interfaces 302 is connected to the power supply link is sufficient to provide the working current for the rear load.
  • the power load sharing module 303 selects the first interface 302 to access the power supply link to provide an operating current for the latter load. That is to say, in the case that a USB interface can supply sufficient current, a USB interface can also be used for power supply without requiring two USB interfaces to supply power.
  • the power load sharing module 303 can be a dual power sharing current control chip, and the specific model is the LTC4370.
  • the LTC4370 is a dual supply current sharing controller with an ideal diode for the MOSFET. These diodes are responsible for isolating reverse current and through current during startup and fault conditions. The forward voltage can be adjusted to share the load current between the power supplies. Unlike other current sharing methods, the device does not require a shared bus or trim pin on the power supply.
  • the two power supply links pass through the first USB interface 3021 and the first USB interface 3022 through the power load sharing module 303 circuit, and then provide current to the subsequent load circuit, and the power load sharing module 303 can connect the first USB interface.
  • the unequal voltages of the two interfaces of the 3021 and the first USB interface 3022 are adjusted to equal voltages for the rear stage load to avoid the problem of current backflow.
  • use has The current sharing function of the dual-supply current sharing control chip adjusts the two power supply ports of the unequal voltages, so that the output voltages adjusted by the control chip are equal, and the same current value can be output.
  • the dual-supply current-sharing control chip can stabilize the current output of the two USB interfaces to 1/2 of the load current requirement of the latter stage, and complete the two-way current while providing and equally dividing the power.
  • the output current can be set to be equal, such as 0.5A+0.5A.
  • each interface is proportionally currentized (each interface can determine the current capability), for example, 30% current is flowed through the first USB interface 3021, and 70% current flows through the second USB interface 3022.
  • the current sharing is based on the actual size of the current of the circuit, and the demand of this current is distributed to two interfaces (the ratio can be set). For example, if the total demand is 1A, the average score will be 0.5A per interface. If the total demand is 0.6A, the average score will provide 0.3A per interface.
  • the second interface 304 is disposed on the base 301 for inserting a solid state drive SSD (not shown). If the interface of the solid state drive is a PCIE interface, the second interface 304 can be a PCIE interface; The interface is an ATA interface, and the second interface 304 can be an ATA interface;
  • the embodiment of the present invention is mainly used for reading and writing a solid state hard disk SSD of a PCIE interface.
  • the second interface 304 is a PCIE interface 3041.
  • the first interface 302 is a USB interface
  • the second interface 304 is a PCIE interface 3041, and the two interface types are different.
  • the embodiment of the present invention sets a PCIE to USB bridge chip 305 between the first interface 302 and the second interface 304 to perform conversion between interfaces.
  • the post-stage load includes a card reader circuit in addition to the solid-state hard disk circuit. That is to say, the current supplied by the two power supply links connected from the first USB interface 3021 and the first USB interface 3022 is not only used for the solid state hard disk circuit, but also needs to be used by the card reader circuit.
  • the power load sharing module 303 can also detect the number of the first interface 302 accessing the power supply link. Specifically, the power load sharing module 303 can detect the voltage values of the interfaces on the first interface 302 to determine the number of power links. In addition, if the first interface 302 is connected to only one USB interface, and the other is not connected to any interface, that is, when there is no power input, the USB interface can be powered, instead of having to connect the two USB interfaces. powered by. Specifically, dual power supply flow control The chip can automatically detect the voltage difference between the two USB interfaces. If the voltage difference between the two is greater than the set value, the lower voltage interface is automatically turned off, and only the higher voltage interface is turned on to supply power.
  • the card reader has a power usage status indication function, indicating the number of current power supply interfaces of the system.
  • the low power operation mode can be enabled or disabled, for example, the USB interface speed, the PCIE interface rate, and the PCIE Lane can be reduced. Measures such as the number of channels to reduce power consumption requirements and achieve stable system operation.
  • the two-way power supply interface passes through the dual power supply current sharing control chip, and the dual power supply current sharing control chip controls the power supply to connect the subsequent load current through the MOSFET. When a certain power supply is turned off by the MOSFET (if the above two interface voltage differences are greater than the set value), an indication signal is provided to know the condition of the interface being used.
  • the SSD itself uses a PCIE interface as a data interface.
  • the PCIE interface itself can support x1, x2, and x4lane for data transmission.
  • the less lane data path transmission means that the data throughput is reduced and the power consumption is reduced. If the card reader detects the current number of channels of the power supply (such as the indication signal mentioned above), and detects that the current USB port is in the state of 2.0 or 3.0, you can also change the number of channels of the PCIE to reduce the power consumption during SSD reading and writing. of.
  • the two USB interfaces can simultaneously supply current to the PCIE SSD card reader, thereby ensuring stable system operation when a large current demand is required in the SSD reading and writing process.

Landscapes

  • Engineering & Computer Science (AREA)
  • Artificial Intelligence (AREA)
  • Computer Vision & Pattern Recognition (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Power Sources (AREA)

Abstract

A card reader comprises: a substrate (301); a first interface (302), disposed on the substrate (301) and used for accessing at least two power supply links; and a power supply load sharing module (303), disposed on the substrate (301), electrically connected to the first interface (302), and used for adjusting power supply voltages of the at least two power supply links to equal voltages, and simultaneously supplying power supply currents of the at least two power supply links to next loads. The card reader is to resolve the problem of interface current reversal caused by inconsistency of voltages of two USB interfaces when the two USB interfaces simultaneously supply power, and to resolve the problem of failure to improve the power supply efficiency in simultaneous power supply of the two USB interfaces because only USB interface can supply a current in a same time.

Description

一种读卡器Card reader 技术领域Technical field
本发明涉及电子设备技术领域,尤其涉及一种读卡器。The present invention relates to the field of electronic device technologies, and in particular, to a card reader.
背景技术Background technique
快速外设部件互联标准(Peripheral Component Interconnect Express,PCIE)接口的固态硬盘(Solid State Disk,SSD)作为目前最新功能的SSD,具有比原先串行ATA(Serial ATA,SATA)接口的SSD更快的读写速率,更好满足对接口速率要求高的系统需求。但是在速率增加的同时,功耗也比SATA接口的SSD要高。The Solid State Disk (SSD) of the Peripheral Component Interconnect Express (PCIE) interface is the latest SSD of the current function, and has a faster SSD than the original Serial ATA (SATA) interface. The read/write rate is better for system requirements that require high interface speed. But at the same time as the rate increases, the power consumption is also higher than the SSD of the SATA interface.
其次,PCIE接口SSD目前无法直接连接到电脑上,必须通过转接板连接到电脑主板的PCIE卡槽上作为系统存储器使用。如果需要做到能够支持移动存储的功能,目前通用的接口就是电脑的通用串行总线USB接口。USB接口能够直接提供电流给后级负载使用,但是在实际使用上需要注意USB接口能提供电流的能力。标准上,个人电脑的USB2.0接口电流输出能力0.5A,USB3.0接口电流输出能力0.9A,单个接口的功率并无法支持PCIE SSD读写的功耗需求。要做到能满足实际功耗需求的USB接口的PCIE SSD读卡器,必须采用两个USB接口提供供电,来提高接口电源输出的功率。第二个USB接口一般只提供电源管脚,不再连接数据信号。目前两个USB接口提供电源的方式是两个USB接口的电源直接相连,或者通过二极管连接后级负载,具体所述如下:Secondly, the PCIE interface SSD cannot be directly connected to the computer at present. It must be connected to the PCIE card slot of the computer motherboard through the adapter board for system memory. If you need to be able to support mobile storage, the current common interface is the computer's universal serial bus USB interface. The USB interface can directly supply current to the downstream load, but in actual use, you need to pay attention to the ability of the USB interface to provide current. Standard, the USB2.0 interface current output capability of the personal computer is 0.5A, and the USB3.0 interface current output capability is 0.9A. The power of a single interface cannot support the power consumption requirements of PCIE SSD. To achieve a USB interface PCIE SSD reader that meets the actual power requirements, two USB ports must be used to provide power to increase the power output of the interface. The second USB interface generally only provides power pins and no longer connects to data signals. At present, the two USB interfaces provide power supply by directly connecting the power supplies of the two USB interfaces, or connecting the rear load through a diode, as described below:
如图1所示,第一USB接口101和第二USB接口102直接相连可以同时提供电流给后级负载103,提高输出的功率。但是如果两个USB接口电压不一致的话,会导致接口电流倒灌的问题。As shown in FIG. 1, the first USB interface 101 and the second USB interface 102 are directly connected to simultaneously supply current to the subsequent stage load 103 to increase the output power. However, if the voltages of the two USB interfaces are inconsistent, the interface current will be reversed.
如图2所示,第一USB接口201通过第一二极管203连接后级负载205,第二USB接口202通过第二二极管204连接后级负载205,可以避免电流倒灌的问题。但是,同一时间只能有一个USB接口提供电流给后级负载205, 使得两个USB接口同时供电的利用效率得不到提高。As shown in FIG. 2, the first USB interface 201 is connected to the rear stage load 205 through the first diode 203, and the second USB interface 202 is connected to the rear stage load 205 through the second diode 204, so that the problem of current backflow can be avoided. However, only one USB interface can supply current to the post-load 205 at the same time. The utilization efficiency of simultaneously powering two USB interfaces is not improved.
发明内容Summary of the invention
本发明实施例提供了一种读卡器,旨在解决两个USB接口同时供电时,两个USB接口电压不一致而导致接口电流倒灌的问题,以及同一时间只能有一个USB接口提供电流而使得两个USB接口同时供电的利用效率得不到提高的问题。The embodiment of the invention provides a card reader, which aims to solve the problem that the two USB interface voltages are inconsistent and the interface current is reversed when two USB interfaces are simultaneously powered, and only one USB interface can supply current at the same time. The utilization efficiency of the simultaneous power supply of the two USB interfaces is not improved.
本发明实施例的第一方面提供一种读卡器,包括:A first aspect of the embodiments of the present invention provides a card reader, including:
基板;Substrate
第一接口,设置在所述基板上,用于接入至少两路供电链路;a first interface, disposed on the substrate, for accessing at least two power supply links;
电源负载均分模块,设置在所述基板上,并与所述第一接口电连接,用于将所述至少两路供电链路的供电电压调整为等值电压,并将所述至少两路供电链路的供电电流同时提供给后级负载。a power load sharing module disposed on the substrate and electrically connected to the first interface, configured to adjust a power supply voltage of the at least two power supply links to an equivalent voltage, and the at least two paths The supply current of the power supply link is simultaneously supplied to the downstream load.
可选地,所述电源负载均分模块还用于将所述至少两路供电链路的供电电流等值或按比例提供给所述后级负载。Optionally, the power load sharing module is further configured to provide the power supply current of the at least two power supply links to the back load in an equal or proportional manner.
可选地,所述电源负载均分模块还用于检测每个所述第一接口接入供电链路的电流,当其中一个所述第一接口接入供电链路的电流足于为所述后级负载提供工作电流时,所述电源负载均分模块选择所述第一接口接入供电链路为所述后级负载提供工作电流。Optionally, the power load sharing module is further configured to detect a current of each of the first interfaces connected to the power supply link, where a current of one of the first interfaces is connected to the power supply link is sufficient When the post-stage load provides the operating current, the power load sharing module selects the first interface to access the power supply link to provide an operating current for the post-stage load.
可选地,所述电源负载均分模块为双电源均流控制芯片。Optionally, the power load sharing module is a dual power sharing current control chip.
可选地,所述供电链路为两路。Optionally, the power supply link is two paths.
可选地,所述第一接口设置有一个或两个。Optionally, the first interface is provided with one or two.
可选地,若所述第一接口设置有一个,则所述第一接口可通过一根电源线与两路所述供电链路对应的终端设备上的两个外部接口连接;Optionally, if the first interface is provided with one, the first interface may be connected to two external interfaces on the terminal device corresponding to the two power supply links through one power line;
其中,所述电源线一端设置有一个与所述第一接口相适配的第一端口,另一端设置有两个与所述外部接口相适配的第二端口。Wherein, one end of the power line is provided with a first port adapted to the first interface, and the other end is provided with two second ports adapted to the external interface.
可选地,若所述第一接口设置有两个,则所述第一接口可通过两根电源线与两路所述供电链路对应的终端设备上的两个外部接口连接; Optionally, if the first interface is configured with two, the first interface may be connected to two external interfaces on the terminal device corresponding to the two power supply links through two power lines;
其中,所述电源线一端设置有一个与所述第一接口相适配的第一端口,另一端设置有一个与所述外部接口相适配的第二端口。Wherein, one end of the power line is provided with a first port adapted to the first interface, and the other end is provided with a second port adapted to the external interface.
可选地,所述外部接口为标准通用串行总线USB接口;Optionally, the external interface is a standard universal serial bus USB interface;
所述第一接口为标准USB接口、迷你Mini USB接口或微型Micro USB接口。The first interface is a standard USB interface, a mini Mini USB interface or a micro Micro USB interface.
可选地,所述终端设备为个人电脑PC。Optionally, the terminal device is a personal computer PC.
可选地,所述读卡器为固态硬盘读卡器。Optionally, the card reader is a solid state hard disk card reader.
可选地,所述读卡器还包括:Optionally, the card reader further includes:
第二接口,设置在所述基板上,用于插接固态硬盘。The second interface is disposed on the substrate for plugging the solid state hard disk.
可选地,所述第二接口为快速外设部件互联标准PCIE接口。Optionally, the second interface is a fast peripheral component interconnect standard PCIE interface.
可选地,所述第一接口为USB接口。Optionally, the first interface is a USB interface.
可选地,所述读卡器还包括:Optionally, the card reader further includes:
PCIE转UEB桥接芯片,设置在所述基板上,位于所述第一接口与所述第二接口之间。The PCIE-to-UEB bridge chip is disposed on the substrate and located between the first interface and the second interface.
可选地,所述后级负载包括:读卡器电路和固态硬盘电路。Optionally, the post-stage load comprises: a card reader circuit and a solid state hard disk circuit.
本发明实施例提供的技术方案中,供电端与负载端之间设置电源负载均分模块,将两个USB接口不相等的电压调整为相等的电压用于后级负载,从而避免产生电流倒灌的问题,同时让两个USB接口能够同时提供电流给后级负载。因此相对于现有技术,本发明实施例不仅解决了两个USB接口同时供电时,两个USB接口电压不一致而导致接口电流倒灌的问题,而且解决了同一时间只能有一个USB接口提供电流而使得两个USB接口同时供电的利用效率得不到提高的问题。In the technical solution provided by the embodiment of the present invention, a power load sharing module is disposed between the power supply end and the load end, and voltages of two USB interfaces that are not equal are adjusted to be equal voltages for the rear stage load, thereby avoiding current backflow. The problem is that both USB interfaces can simultaneously supply current to the downstream load. Therefore, compared with the prior art, the embodiment of the present invention not only solves the problem that the voltages of the two USB interfaces are inconsistent when the two USB interfaces are simultaneously powered, and the interface current is reversed, and only one USB interface can supply current at the same time. The utilization efficiency of the simultaneous power supply of the two USB interfaces is not improved.
附图说明DRAWINGS
图1为现有技术中读卡器的一种供电示意图;1 is a schematic diagram of a power supply of a card reader in the prior art;
图2为现有技术中读卡器的另一种供电示意图;2 is another schematic diagram of power supply of a card reader in the prior art;
图3为本发明实施例中读卡器一种实施例的结构示意图。FIG. 3 is a schematic structural diagram of an embodiment of a card reader according to an embodiment of the present invention.
具体实施方式 detailed description
下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域技术人员在没有作出创造性劳动前提下所获得的所有其他实施例,都属于本发明保护的范围。The technical solutions in the embodiments of the present invention are clearly and completely described in the following with reference to the accompanying drawings in the embodiments of the present invention. It is obvious that the described embodiments are only a part of the embodiments of the present invention, but not all embodiments. All other embodiments obtained by a person skilled in the art based on the embodiments of the present invention without creative efforts are within the scope of the present invention.
本发明的说明书和权利要求书及上述附图中的术语“第一”、“第二”、“第三”和“第四”等(如果存在)是用于区别类似的对象,而不必用于描述特定的顺序或先后次序。应该理解这样使用的数据在适当情况下可以互换,以便这里描述的实施例能够以除了在这里图示或描述的内容以外的顺序实施。此外,术语“包括”和“具有”以及他们的任何变形,意图在于覆盖不排他的包含,例如,包含了一系列步骤或单元的过程、方法、系统、产品或设备不必限于清楚地列出的那些步骤或单元,而是可包括没有清楚地列出的或对于这些过程、方法、产品或设备固有的其它步骤或单元。The terms "first", "second", "third" and "fourth", etc. (if present) in the specification and claims of the present invention and the above figures are used to distinguish similar objects without having to use To describe a specific order or order. It is to be understood that the data so used may be interchanged where appropriate so that the embodiments described herein can be implemented in a sequence other than what is illustrated or described herein. In addition, the terms "comprises" and "comprises" and "the" and "the" are intended to cover a non-exclusive inclusion, for example, a process, method, system, product, or device that comprises a series of steps or units is not necessarily limited to Those steps or units may include other steps or units not explicitly listed or inherent to such processes, methods, products or devices.
应理解,虽然在前述背景技术部分以PCIE接口的SSD读卡器为例进行了介绍,但本领域技术人员应当知晓,本发明不仅仅适用于PCIE接口SSD的读卡器,也可以适用于其他类型的读卡器,例如:ATA接口的SSD读卡器、普通硬盘的读卡器等,具体此处不作限定。本发明实施例主要以PCIE接口的SSD读卡器为例,进行详细描述。It should be understood that although the foregoing background technology section is described by taking an SSD card reader of a PCIE interface as an example, those skilled in the art should know that the present invention is not only applicable to a card reader of a PCIE interface SSD, but also can be applied to other The type of the card reader, for example, the SSD card reader of the ATA interface, the card reader of the ordinary hard disk, etc., are not limited herein. The embodiment of the present invention mainly takes an SSD card reader of a PCIE interface as an example, and is described in detail.
请参阅图3,其为本发明实施例中读卡器一种实施例的结构示意图,该读卡器主要用于读写PCIE接口的SSD,其包括:基板301、第一接口302、电源负载均分模块303和第二接口304。FIG. 3 is a schematic structural diagram of an embodiment of a card reader according to an embodiment of the present invention. The card reader is mainly used for reading and writing an SSD of a PCIE interface, and includes: a substrate 301, a first interface 302, and a power load. The module 303 and the second interface 304 are equally divided.
其中,基板301为读卡器的电路板,该基板301可以是印制电路板PCB或者其他类型的电路板,具体此处不作限定。The substrate 301 is a circuit board of a card reader. The substrate 301 may be a printed circuit board PCB or other type of circuit board, which is not limited herein.
第一接口302设置在基板301上,用于接入至少两路供电链路,该第一接口302可以为标准USB接口、迷你Mini USB接口、微型Micro USB接口或其他类型接口,具体此处不作限定。The first interface 302 is disposed on the base 301 for accessing at least two power supply links. The first interface 302 can be a standard USB interface, a mini Mini USB interface, a micro Micro USB interface, or other types of interfaces. limited.
本发明实施例中,第一接口302设置两个,且为USB接口,如图3所示的第一USB接口3021和第一USB接口3022。In the embodiment of the present invention, the first interface 302 is provided with two, and is a USB interface, such as the first USB interface 3021 and the first USB interface 3022 shown in FIG.
需要说明的是,第一接口302可以设置一个或两个,甚至更多,具体此处 不作限定。以两路供电链路为例,在第一接口302设置一个的情况下,第一接口302可通过一根电源线与两路供电链路对应的终端设备上的两个外部接口连接。其中,电源线一端设置有一个与第一接口相适配的第一端口,另一端设置有两个与外部接口相适配的第二端口。It should be noted that the first interface 302 can be set to one or two, or even more, specifically here. Not limited. Taking the two-way power supply link as an example, in the case that one of the first interfaces 302 is provided, the first interface 302 can be connected to two external interfaces on the terminal device corresponding to the two power supply links through one power supply line. Wherein, one end of the power line is provided with a first port adapted to the first interface, and the other end is provided with two second ports adapted to the external interface.
在第一接口302设置两个的情况下,两个所述第一接口302可分别通过一电源线与两路供电链路对应的终端设备上的两个外部接口连接。其中,电源线一端设置有一个与第一接口相适配的第一端口,另一端设置有一个与外部接口相适配的第二端口。In the case where the first interface 302 is configured to be two, the two first interfaces 302 can be respectively connected to two external interfaces on the terminal device corresponding to the two power supply links through a power line. Wherein, one end of the power line is provided with a first port adapted to the first interface, and the other end is provided with a second port adapted to the external interface.
上述所述的终端设备可以为个人电脑PC,外部接口可以为PC上的USB端口。The terminal device described above may be a personal computer PC, and the external interface may be a USB port on the PC.
电源负载均分模块303设置在基板301上,并与第一接口302电连接,用于将至少两路供电链路的供电电压调整为等值电压,并将至少两路供电链路的供电电流同时提供给后级负载。其次,电源负载均分模块303还用于将至少两路供电链路的供电电流等值或按比例提供给后级负载。The power load sharing module 303 is disposed on the substrate 301 and electrically connected to the first interface 302, configured to adjust a supply voltage of at least two power supply links to an equivalent voltage, and supply current of at least two power supply links. Also provided to the rear load. Secondly, the power load sharing module 303 is further configured to supply the supply current of at least two power supply links to the subsequent load equivalent or proportionally.
另外,电源负载均分模块303还用于检测每个第一接口302接入供电链路的电流,当其中一个第一接口302接入供电链路的电流足于为后级负载提供工作电流时,电源负载均分模块303选择第一接口302接入供电链路为后级负载提供工作电流。也就是说,在一个USB接口能够提供足够电流的情况下,也可以采用一个USB接口进行供电,而不需要两个USB接口都供电。In addition, the power load sharing module 303 is further configured to detect the current of each of the first interfaces 302 connected to the power supply link, and when the current of one of the first interfaces 302 is connected to the power supply link is sufficient to provide the working current for the rear load. The power load sharing module 303 selects the first interface 302 to access the power supply link to provide an operating current for the latter load. That is to say, in the case that a USB interface can supply sufficient current, a USB interface can also be used for power supply without requiring two USB interfaces to supply power.
该电源负载均分模块303可以是双电源均流控制芯片,具体型号为LTC4370。LTC4370是一款内置MOSFET理想二极管的双电源均流控制器。这些二极管负责隔离在启动和故障情况下的反向电流和贯通电流。可对其正向电压进行调节以在电源之间共用负载电流。与其他的均流方法不同,该器件不需要在电源上布设共享总线或修整引脚。The power load sharing module 303 can be a dual power sharing current control chip, and the specific model is the LTC4370. The LTC4370 is a dual supply current sharing controller with an ideal diode for the MOSFET. These diodes are responsible for isolating reverse current and through current during startup and fault conditions. The forward voltage can be adjusted to share the load current between the power supplies. Unlike other current sharing methods, the device does not require a shared bus or trim pin on the power supply.
具体地,两路供电链路通过第一USB接口3021和第一USB接口3022经过电源负载均分模块303电路,再提供电流到后级负载电路,电源负载均分模块303可以将第一USB接口3021和第一USB接口3022两个接口的不相等的电压调整为相等的电压用于后级负载,避免产生电流倒灌问题。如:利用具有 均流功能的双电源均流控制芯片来调节不相等电压的2个供电端口,使得经过控制芯片调节后的输出电压是相等的,并且可以输出相同的电流值。Specifically, the two power supply links pass through the first USB interface 3021 and the first USB interface 3022 through the power load sharing module 303 circuit, and then provide current to the subsequent load circuit, and the power load sharing module 303 can connect the first USB interface. The unequal voltages of the two interfaces of the 3021 and the first USB interface 3022 are adjusted to equal voltages for the rear stage load to avoid the problem of current backflow. Such as: use has The current sharing function of the dual-supply current sharing control chip adjusts the two power supply ports of the unequal voltages, so that the output voltages adjusted by the control chip are equal, and the same current value can be output.
其次,双电源均流控制芯片可以将两个USB接口的电流输出稳定在后级负载电流需求的1/2,完成2路电流同时提供且均分功率。如:输出电流可以设置为相等,比如0.5A+0.5A。或者各个接口按比例均流(每个接口都确定电流能力的情况下可以采用),比如设置30%电流流过第一USB接口3021,70%电流流过第二USB接口3022。Secondly, the dual-supply current-sharing control chip can stabilize the current output of the two USB interfaces to 1/2 of the load current requirement of the latter stage, and complete the two-way current while providing and equally dividing the power. For example, the output current can be set to be equal, such as 0.5A+0.5A. Or each interface is proportionally currentized (each interface can determine the current capability), for example, 30% current is flowed through the first USB interface 3021, and 70% current flows through the second USB interface 3022.
应理解,均流就是根据电路的电流的实际大小,把这个电流的需求分配到2个接口上(比例可以设定)。比如总需求是1A,平均分的话,每个接口会提供0.5A,如果总需求是0.6A,平均分每个接口就提供0.3A。It should be understood that the current sharing is based on the actual size of the current of the circuit, and the demand of this current is distributed to two interfaces (the ratio can be set). For example, if the total demand is 1A, the average score will be 0.5A per interface. If the total demand is 0.6A, the average score will provide 0.3A per interface.
第二接口304,设置在基板301上,用于插接固态硬盘SSD(图中未示出),若固态硬盘的接口为PCIE接口,那么该第二接口304可以为PCIE接口;若固态硬盘的接口为ATA接口,那么该第二接口304可以为ATA接口;具体此处不作限定。The second interface 304 is disposed on the base 301 for inserting a solid state drive SSD (not shown). If the interface of the solid state drive is a PCIE interface, the second interface 304 can be a PCIE interface; The interface is an ATA interface, and the second interface 304 can be an ATA interface;
本发明实施例主要用于读写PCIE接口的固态硬盘SSD,为此,第二接口304为PCIE接口3041。The embodiment of the present invention is mainly used for reading and writing a solid state hard disk SSD of a PCIE interface. To this end, the second interface 304 is a PCIE interface 3041.
其次,由于本发明实施例中,第一接口302为USB接口,第二接口304为PCIE接口3041,两个接口类型不同。为此,本发明实施例在第一接口302与第二接口304之间设置PCIE转USB桥接芯片305,进行接口之间的转换。需要说明的是,本发明实施例中,后级负载除了包括固态硬盘电路之外,还包括读卡器电路。也就是说,从第一USB接口3021和第一USB接口3022接入的两路供电链路提供的电流不仅要供固态硬盘电路使用,也需要供读卡器电路使用。Secondly, in the embodiment of the present invention, the first interface 302 is a USB interface, and the second interface 304 is a PCIE interface 3041, and the two interface types are different. To this end, the embodiment of the present invention sets a PCIE to USB bridge chip 305 between the first interface 302 and the second interface 304 to perform conversion between interfaces. It should be noted that, in the embodiment of the present invention, the post-stage load includes a card reader circuit in addition to the solid-state hard disk circuit. That is to say, the current supplied by the two power supply links connected from the first USB interface 3021 and the first USB interface 3022 is not only used for the solid state hard disk circuit, but also needs to be used by the card reader circuit.
除此之外,电源负载均分模块303还可以检测第一接口302接入供电链路个数。具体地,电源负载均分模块303可以检测第一接口302上的各路接口的电压值,从而确定供电链路的个数。另外,如果第一接口302只接1个USB接口,而另一个不接任何接口,即无电源输入的时候,也能让接上的USB接口供电,而不是必须两个USB接口都接上才能供电。具体地,双电源均流控 制芯片可以自动检测2个USB接口电压差值,如果两者压差大于设定值,则自动关闭较低电压的接口,只打开较高电压的接口来供电。In addition, the power load sharing module 303 can also detect the number of the first interface 302 accessing the power supply link. Specifically, the power load sharing module 303 can detect the voltage values of the interfaces on the first interface 302 to determine the number of power links. In addition, if the first interface 302 is connected to only one USB interface, and the other is not connected to any interface, that is, when there is no power input, the USB interface can be powered, instead of having to connect the two USB interfaces. powered by. Specifically, dual power supply flow control The chip can automatically detect the voltage difference between the two USB interfaces. If the voltage difference between the two is greater than the set value, the lower voltage interface is automatically turned off, and only the higher voltage interface is turned on to supply power.
为此,读卡器具有电源使用状态指示的功能,提示系统目前供电接口的数量,系统获得信息后,可以启用或关闭低功耗工作模式,例如可以降低USB接口速率、PCIE接口速率、PCIE Lane通道数等措施来降低功耗需求,达到系统稳定工作的目的。如:两路供电接口通过双电源均流控制芯片,双电源均流控制芯片通过MOSFET控制电源连接后级负载电流。当某一路电源被MOSFET关闭时(如上述两个接口压差大于设定值时),会提供指示信号,从而知晓正在使用的接口的情况。To this end, the card reader has a power usage status indication function, indicating the number of current power supply interfaces of the system. After the system obtains information, the low power operation mode can be enabled or disabled, for example, the USB interface speed, the PCIE interface rate, and the PCIE Lane can be reduced. Measures such as the number of channels to reduce power consumption requirements and achieve stable system operation. For example, the two-way power supply interface passes through the dual power supply current sharing control chip, and the dual power supply current sharing control chip controls the power supply to connect the subsequent load current through the MOSFET. When a certain power supply is turned off by the MOSFET (if the above two interface voltage differences are greater than the set value), an indication signal is provided to know the condition of the interface being used.
SSD本身采用的是PCIE接口作为数据接口。PCIE接口本身可以支持x1,x2,x4lane来进行数据传输,越少的lane数据通路传输意味着数据吞吐量会减小,而功耗也随之减少。如果读卡器检测到目前的电源的通道数(如上说的指示信号),而且检测到目前USB口处于2.0或3.0的状态,也可以用改变PCIE的通道数来降低SSD读写时的功耗的。The SSD itself uses a PCIE interface as a data interface. The PCIE interface itself can support x1, x2, and x4lane for data transmission. The less lane data path transmission means that the data throughput is reduced and the power consumption is reduced. If the card reader detects the current number of channels of the power supply (such as the indication signal mentioned above), and detects that the current USB port is in the state of 2.0 or 3.0, you can also change the number of channels of the PCIE to reduce the power consumption during SSD reading and writing. of.
本发明实施例通过增加电源负载均分模块303,使得两个USB接口可以同时提供电流给PCIE SSD读卡器使用,保证了SSD读写过程中大电流需求时的系统工作稳定。In the embodiment of the present invention, by adding the power load sharing equalization module 303, the two USB interfaces can simultaneously supply current to the PCIE SSD card reader, thereby ensuring stable system operation when a large current demand is required in the SSD reading and writing process.
以上实施例仅用以说明本发明的技术方案,而非对其限制;尽管参照前述实施例对本发明进行了详细的说明,本领域的普通技术人员应当理解:其依然可以对前述各实施例所记载的技术方案进行修改,或者对其中部分技术特征进行等同替换;而这些修改或者替换,并不使相应技术方案的本质脱离本发明各实施例技术方案的精神和范围。 The above embodiments are only used to illustrate the technical solutions of the present invention, and are not intended to be limiting; although the present invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that The technical solutions are described as being modified, or equivalent to some of the technical features, and the modifications and substitutions do not depart from the spirit and scope of the technical solutions of the embodiments of the present invention.

Claims (16)

  1. 一种读卡器,其特征在于,包括:A card reader, comprising:
    基板;Substrate
    第一接口,设置在所述基板上,用于接入至少两路供电链路;a first interface, disposed on the substrate, for accessing at least two power supply links;
    电源负载均分模块,设置在所述基板上,并与所述第一接口电连接,用于将所述至少两路供电链路的供电电压调整为等值电压,并将所述至少两路供电链路的供电电流同时提供给后级负载。a power load sharing module disposed on the substrate and electrically connected to the first interface, configured to adjust a power supply voltage of the at least two power supply links to an equivalent voltage, and the at least two paths The supply current of the power supply link is simultaneously supplied to the downstream load.
  2. 根据权利要求1所述的读卡器,其特征在于,所述电源负载均分模块还用于将所述至少两路供电链路的供电电流等值或按比例提供给所述后级负载。The card reader according to claim 1, wherein the power load sharing module is further configured to provide a supply current of the at least two power supply links to the rear stage load in an equal or proportional manner.
  3. 根据权利要求1所述的读卡器,其特征在于,所述电源负载均分模块还用于检测每个所述第一接口接入供电链路的电流,当其中一个所述第一接口接入供电链路的电流足于为所述后级负载提供工作电流时,所述电源负载均分模块选择所述第一接口接入供电链路为所述后级负载提供工作电流。The card reader according to claim 1, wherein the power load sharing module is further configured to detect a current of each of the first interfaces connected to the power supply link, and when one of the first interfaces is connected When the current flowing into the power supply link is sufficient to provide an operating current for the rear stage load, the power load sharing equalization module selects the first interface to access the power supply link to provide an operating current for the rear stage load.
  4. 根据权利要求1至3任一项所述的读卡器,其特征在于,所述电源负载均分模块为双电源均流控制芯片。The card reader according to any one of claims 1 to 3, wherein the power load sharing module is a dual power sharing current control chip.
  5. 根据权利要求1所述的读卡器,其特征在于,所述供电链路为两路。The card reader of claim 1 wherein said power supply link is two paths.
  6. 根据权利要求5所述的读卡器,其特征在于,所述第一接口设置有一个或两个。A card reader according to claim 5, wherein said first interface is provided with one or two.
  7. 根据权利要求6所述的读卡器,其特征在于,若所述第一接口设置有一个,则所述第一接口可通过一根电源线与两路所述供电链路对应的终端设备上的两个外部接口连接;The card reader according to claim 6, wherein if the first interface is provided with one, the first interface can be connected to two terminal devices corresponding to the power supply link through a power line. Two external interfaces are connected;
    其中,所述电源线一端设置有一个与所述第一接口相适配的第一端口,另一端设置有两个与所述外部接口相适配的第二端口。Wherein, one end of the power line is provided with a first port adapted to the first interface, and the other end is provided with two second ports adapted to the external interface.
  8. 根据权利要求6所述的读卡器,其特征在于,若所述第一接口设置有两个,则所述第一接口可通过两根电源线与两路所述供电链路对应的终端设备上的两个外部接口连接;The card reader according to claim 6, wherein if the first interface is provided with two, the first interface can pass two power lines and two terminal devices corresponding to the power supply link. The two external interfaces on the connection;
    其中,所述电源线一端设置有一个与所述第一接口相适配的第一端口,另 一端设置有一个与所述外部接口相适配的第二端口。Wherein one end of the power line is provided with a first port adapted to the first interface, and another One end is provided with a second port adapted to the external interface.
  9. 根据权利要求7或8所述的读卡器,其特征在于,所述外部接口为标准通用串行总线USB接口;The card reader according to claim 7 or 8, wherein the external interface is a standard universal serial bus USB interface;
    所述第一接口为标准USB接口、迷你Mini USB接口或微型Micro USB接口。The first interface is a standard USB interface, a mini Mini USB interface or a micro Micro USB interface.
  10. 根据权利要求9所述的读卡器,其特征在于,所述终端设备为个人电脑PC。A card reader according to claim 9, wherein said terminal device is a personal computer PC.
  11. 根据权利要求1所述的读卡器,其特征在于,所述读卡器为固态硬盘读卡器。The card reader of claim 1 wherein said card reader is a solid state drive card reader.
  12. 根据权利要求10所述的读卡器,其特征在于,所述读卡器还包括:The card reader of claim 10, wherein the card reader further comprises:
    第二接口,设置在所述基板上,用于插接固态硬盘。The second interface is disposed on the substrate for plugging the solid state hard disk.
  13. 根据权利要求12所述的读卡器,其特征在于,所述第二接口为快速外设部件互联标准PCIE接口。The card reader of claim 12 wherein said second interface is a fast peripheral component interconnect standard PCIE interface.
  14. 根据权利要求13所述的读卡器,其特征在于,所述第一接口为USB接口。The card reader of claim 13 wherein said first interface is a USB interface.
  15. 根据权利要求14所述的读卡器,其特征在于,所述读卡器还包括:The card reader according to claim 14, wherein the card reader further comprises:
    PCIE转UEB桥接芯片,设置在所述基板上,位于所述第一接口与所述第二接口之间。The PCIE-to-UEB bridge chip is disposed on the substrate and located between the first interface and the second interface.
  16. 根据权利要求1所述的读卡器,其特征在于,所述后级负载包括:读卡器电路和固态硬盘电路。 The card reader of claim 1 wherein said post stage load comprises: a card reader circuit and a solid state hard disk circuit.
PCT/CN2016/096722 2016-08-25 2016-08-25 Card reader WO2018035810A1 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201680003566.7A CN107636676B (en) 2016-08-25 2016-08-25 Card reader
PCT/CN2016/096722 WO2018035810A1 (en) 2016-08-25 2016-08-25 Card reader

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2016/096722 WO2018035810A1 (en) 2016-08-25 2016-08-25 Card reader

Publications (1)

Publication Number Publication Date
WO2018035810A1 true WO2018035810A1 (en) 2018-03-01

Family

ID=61113455

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/096722 WO2018035810A1 (en) 2016-08-25 2016-08-25 Card reader

Country Status (2)

Country Link
CN (1) CN107636676B (en)
WO (1) WO2018035810A1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110489364A (en) * 2019-07-31 2019-11-22 联想(北京)有限公司 Output equipment and output equipment control method

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101944763A (en) * 2010-08-16 2011-01-12 成都市华为赛门铁克科技有限公司 Load current allocation control method and device
CN103384199A (en) * 2011-12-31 2013-11-06 华为数字技术(成都)有限公司 Power supply method, converter and Ethernet power supply system
CN104426677A (en) * 2013-08-20 2015-03-18 中国电信股份有限公司 Reverse power over Ethernet system and method, and load sharing device and powered device
CN204537141U (en) * 2015-04-22 2015-08-05 深圳市恒哲科技有限公司 A kind of solid state hard disc card reader
CN105576643A (en) * 2015-12-30 2016-05-11 联想(北京)有限公司 Load current balancing method and device

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9122288B1 (en) * 2011-07-27 2015-09-01 Cypress Semiconductor Corporation Low power USB 2.0 subsystem
CN203397301U (en) * 2013-07-12 2014-01-15 深圳市安信达存储技术有限公司 Dual-power supply direct-power supplying solid hard disk
CN205427837U (en) * 2016-03-04 2016-08-03 粒子科技有限责任公司 A device for USB interface extension
CN206270952U (en) * 2016-08-25 2017-06-20 深圳市大疆创新科技有限公司 A kind of card reader

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101944763A (en) * 2010-08-16 2011-01-12 成都市华为赛门铁克科技有限公司 Load current allocation control method and device
CN103384199A (en) * 2011-12-31 2013-11-06 华为数字技术(成都)有限公司 Power supply method, converter and Ethernet power supply system
CN104426677A (en) * 2013-08-20 2015-03-18 中国电信股份有限公司 Reverse power over Ethernet system and method, and load sharing device and powered device
CN204537141U (en) * 2015-04-22 2015-08-05 深圳市恒哲科技有限公司 A kind of solid state hard disc card reader
CN105576643A (en) * 2015-12-30 2016-05-11 联想(北京)有限公司 Load current balancing method and device

Also Published As

Publication number Publication date
CN107636676A (en) 2018-01-26
CN107636676B (en) 2021-02-19

Similar Documents

Publication Publication Date Title
TWI827581B (en) Circuits and systems for programmable gate driver control in usb power delivery
CN112154578B (en) Voltage protection for universal serial bus type-C (USB-C) connector systems
US10890957B2 (en) Low-power type-C receiver with high idle noise and DC-level rejection
US10879686B2 (en) Overcurrent protection for universal serial bus Type-C (USB-C) connector systems
US10802571B2 (en) Configurable and power-optimized integrated gate-driver for USB power-delivery and type-C SoCs
US10320180B1 (en) Current control and protection for universal serial bus type-C (USB-C) connector systems
US20110087805A1 (en) Multi-mode dongle for peripheral devices and associated methods
US8671236B2 (en) Computer bus with enhanced functionality
KR20130081666A (en) Systems and methods for implementing reduced power states
CN104021809A (en) Universal serial bus (USB) storage
TWI451235B (en) Connecting module for coupling output ends of a host device to an external storage device and coupling method thereof
US7986159B1 (en) Method and apparatus for detecting a cable in a redriver
US20070233926A1 (en) Bus width automatic adjusting method and system
WO2018035810A1 (en) Card reader
US8307228B2 (en) Integrated network chip and electronic device
US20020188876A1 (en) Controlling a supply plane voltage during a sleep state
CN203338238U (en) Multifunctional pin circuit device
US20120324247A1 (en) Power supply circuit for cpu
CN101853231A (en) Mainboard, computer and storage device
CN104076891A (en) Multifunctional pin circuit device
US20230394004A1 (en) M.2 add-in-card with universal flash storage (ufs)
CN214225913U (en) System for U.2 interface expansion double M.2 interfaces
US11137818B2 (en) System and method for variable input output voltage on different channels for increasing power efficiency
TWI817373B (en) Motherboard
JP2008171291A (en) Wiring method corresponding to high-speed serial interface

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16913832

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16913832

Country of ref document: EP

Kind code of ref document: A1