WO2018004662A1 - Methods and apparatus to prevent through-silicon-via shorting - Google Patents

Methods and apparatus to prevent through-silicon-via shorting Download PDF

Info

Publication number
WO2018004662A1
WO2018004662A1 PCT/US2016/040729 US2016040729W WO2018004662A1 WO 2018004662 A1 WO2018004662 A1 WO 2018004662A1 US 2016040729 W US2016040729 W US 2016040729W WO 2018004662 A1 WO2018004662 A1 WO 2018004662A1
Authority
WO
WIPO (PCT)
Prior art keywords
region
substrate
silicon
catch
type
Prior art date
Application number
PCT/US2016/040729
Other languages
French (fr)
Inventor
Che-Yun LIN
Rahim KASIM
Kalyan KOLLURU
Candi Cook
Original Assignee
Intel Corporation
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corporation filed Critical Intel Corporation
Priority to PCT/US2016/040729 priority Critical patent/WO2018004662A1/en
Publication of WO2018004662A1 publication Critical patent/WO2018004662A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481—Internal lead connections, e.g. via connections, feedthrough structures
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
    • H01L2224/141—Disposition
    • H01L2224/1418—Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/14181—On opposite sides of the body

Definitions

  • This disclosure relates generally to integrated circuit fabrication and, more particularly, to methods and apparatus to prevent through-silicon-via shorting.
  • 3D ICs include one or more 2D ICs stacked vertically.
  • a 3D IC includes one or more vertical interconnects, or through-silicon-vias ("TSV”), between the stacked 2D ICs. TSVs eliminate external wiring, thereby reducing the size of
  • FIG. 1 is a schematic illustration of a semiconductor die with an ideal through- silicon-via.
  • FIG. 2 is a circuit representation of the semiconductor die of FIG. 1.
  • FIG. 3 is a schematic illustration of a semiconductor die with a non-ideal through-silicon-via.
  • FIG. 4 is a circuit representation of the semiconductor die of FIG. 3.
  • FIG. 5 is a schematic illustration of a semiconductor die with an ideal through- silicon-via in accordance with the teachings of this disclosure.
  • FIG. 6 is a circuit representation of the semiconductor die of FIG. 5.
  • FIG. 7 is a schematic illustration of a semiconductor die with a non-ideal through-silicon-via in accordance with the teachings of this disclosure.
  • FIG. 8 is a circuit representation of the semiconductor die of FIG. 7.
  • FIG. 9 is a flowchart representation of an example process of manufacturing the semiconductor dice of FIGS. 5 and 7
  • FIG. 10 is a block diagram of an example processing platform capable of executing the example process of FIG. 9.
  • the figures are not to scale. Instead, to clarify multiple layers and regions, the thickness of the layers may be enlarged in the drawings. Wherever possible, the same reference numbers will be used throughout the drawing(s) and accompanying written description to refer to the same or like parts.
  • any part e.g., a layer, film, area, or plate
  • positioned on e.g., positioned on, located on, disposed on, or formed on, etc.
  • the referenced part is either in contact with the other part, or that the referenced part is above the other part with one or more intermediate part(s) located therebetween.
  • Stating that any part is in contact with another part means that there is no intermediate part between the two parts.
  • a semiconductor die is a small block of semiconducting material on which circuits are fabricated (e.g., an IC).
  • a semiconductor wafer is fabricated with many ICs and cut into multiple semiconductor dice (e.g., one IC per die).
  • TSVs are etched in semiconductor dice to provide electrical connections between circuits.
  • TSVs provide electrical connections between layers or regions of a single IC.
  • TSVs are formed prior to front- end-of-line (“FEOL") and back-end-of-line (“BEOL”) fabrication (e.g., TSV-first).
  • FEOL front- end-of-line
  • BEOL back-end-of-line
  • TSVs are formed between FEOL and BEOL fabrication (e.g., TSV-middle).
  • TSVs are formed after FEOL and BEOL fabrication (e.g., TSV-last).
  • FEOL refers to a portion of an IC fabrication process during which transistors, capacitors, resistors, etc. are patterned in the semiconductor die. FEOL includes well region, gate region, source region, and drain region formation. As used herein, BEOL refers to a portion of an IC fabrication process during which transistors, capacitors, resistors, etc. are interconnected with metallization layers (e.g., wiring).
  • FIG. 1 is a schematic illustration of a semiconductor die 100 with an ideal TSV 102.
  • the TSV 102 is etched through a substrate region 104, one or more diffusion regions 106, one or more gate regions 108, a dielectric region 110, and to a catch-cup region 112.
  • the substrate region 104 is a base material (e.g., semiconducting element) of the semiconductor die 100.
  • the substrate region 104 is silicon.
  • Alternative substrate materials may be used (semiconductors, electrical insulators, a combination of semiconductor and insulator, etc.) such as, for example, silicon dioxide, aluminum oxide, sapphire, germanium, gallium arsenide, an alloy of silicon and germanium, or indium phosphide.
  • the substrate region 104 is a P-type material.
  • the example substrate region 104 may be an N-type material.
  • P-type refers to a type of semiconductor material that has a larger concentration of electron- holes (e.g., a lack of electrons) than electrons.
  • N-type refers to a type of semiconductor material that has a larger concentration of electrons than electron-holes.
  • the example substrate region 104 acts as ground (e.g., 0 volts or other reference point from which voltages of the semiconductor die 100 are measured).
  • the one or more diffusion regions 106 are semiconductor material embedded within the example substrate region 104. As disclosed in connection with the substrate region 104, the one or more diffusion regions 106 may be N-type ("N-diffusion") or P-type ("P-diffusion"). In some examples, the one or more gate regions 108 are metal material disposed adjacent the one or more diffusion regions 106. The one or more gate regions 108 include conducting materials that contact the one or more diffusion regions, such as, for example, trench contacts and/or gate contacts.
  • the combination of the one or more diffusion regions 106 and/or the one or more gate regions 108 creates one or more transistors (e.g., based on the diffusion region type and/or arrangement of the one or more diffusion regions 106 and/or the one or more gate regions 108).
  • a bipolar junction transistor is formed when two P-type semiconductors surround an N-type semiconductor or when two N-type
  • semiconductors surround a P-type semiconductor.
  • a field-effect transistor is formed when a gate region 108 overlaps one or more diffusion regions 106.
  • One or more logic gates and/or circuits may be implemented based on the formation of one or more transistors to create an IC.
  • the dielectric region 110 insulates the one or more transistors from each other.
  • the example dielectric region 110 is silicon dioxide.
  • the dielectric region 110 may be a dielectric with a high dielectric constant such as, for example, hafnium silicate, zirconium silicate, hafnium dioxide, zirconium dioxide, etc.
  • the dielectric region 110 may be a dielectric with a low dielectric constant such as, for example, Fluorine-doped silicon dioxide, Carbon-doped silicon dioxide, Porous silicon dioxide, Porous carbon-doped silicon dioxide, etc.
  • the dielectric region 110 prevents unintended electrical current flow from the catch-cup region 112 to the substrate region 104. As disclosed herein, unintended current flow to the substrate region 104 is considered "shorting" or a short-circuit.
  • the TSV 102 is formed by etching (e.g., dry or wet) a path through the substrate region 104, the one or more diffusion regions 106, the one or more gate regions 108, and the dielectric region 110.
  • the catch-cup region 112 is placed adjacent the dielectric region 110 to stop further etching of the TSV 102.
  • the example catch-cup region 112 is a material resistant to and/or impervious to the etching of the TSV 102 (e.g., the etching process ends at the catch-cup region 112).
  • the catch-cup region 112 is a conductive metal (e.g., interconnect metal).
  • the TSV 102 is filled with conductive material (e.g., metals or other conductors).
  • conductive material e.g., metals or other conductors.
  • the TSV 102 conducts current therethrough and to the catch-cup region 112.
  • a front end region 113 is disposed adjacent the catch-cup region 112.
  • the example front end region 113 includes front-end-of-line transistors and interconnects.
  • a dielectric region 114 is disposed between the TSV 102 and the substrate region 102 to prevent unintentional electrical current flow to the substrate region 104.
  • the example dielectric region 114 may be disposed on the side walls of the TSV 102 that would otherwise contact the substrate region 104.
  • the dielectric region 114 is disposed after etching the via, but before filling the TSV 102 with conductive material. Without the dielectric region 114, current would flow from the TSV 102 directly to the substrate region 104 (e.g., ground), thereby shorting the TSV 102.
  • the TSV 102 and the catch-cup region 112 are electrically coupled such that the TSV 102 becomes an electrical connection from a first side 116 of the semiconductor die 100 to a second side 118 of the semiconductor die 100.
  • a first set of interconnects 120 disposed on the first side 116 of the
  • the semiconductor die 100 are electrically connected to a second set of interconnects 122 on the second side 118 of the semiconductor die 100 via the TSV 102. Accordingly, the TSV 102 allows current to flow from the first set of interconnects 120 to the second set of
  • interconnects 122 The example first set of interconnects 120 and the example second set of interconnects 122 allow additional semiconductors to electrically couple with the
  • FIG. 1 illustrates an ideal arrangement of the TSV 102, the example substrate region 104, the one or more diffusion regions 106, the one or more gate regions 108, the dielectric region 110, and the catch-cup region 112.
  • the arrangement of FIG. 1 is "ideal" as the TSV 102 is etched without damaging any of the example substrate region 104, the one or more diffusion regions 106, the one or more gate regions 108, or the dielectric region 110.
  • FIG. 2 is a representation of the semiconductor die 100 of FIG. 1 as a circuit 200.
  • the substrate region 104 acts as a ground 202.
  • the dielectric region 110 is represented as a capacitor 204 because the dielectric region 110 is disposed between a semiconducting material (e.g., the substrate region 104) and a conducting material (e.g., the catch-cup region 112).
  • the example catch-cup region 112 is connected to the first set of interconnects 120 through the example TSV 102.
  • FIG. 1 the substrate region 104 acts as a ground 202.
  • the dielectric region 110 is represented as a capacitor 204 because the dielectric region 110 is disposed between a semiconducting material (e.g., the substrate region 104) and a conducting material (e.g., the catch-cup region 112).
  • the example catch-cup region 112 is connected to the first set of interconnects 120 through the example TSV 102.
  • the example TSV 102, the example catch-cup region 112, and the example first set of interconnects 120 are electrically connected to the capacitor 204 (e.g., the example dielectric region 110) and the ground 202 (e.g., the example substrate region 104).
  • the example dielectric region 110 shares many properties of a capacitor. For example, as a current is applied to the catch-cup region 112, the voltage drop across the dielectric region 110 increases and the current across the dielectric region 110 decreases, ideally decreasing to zero (e.g., an open circuit). Thus, the substrate region 104 (e.g., ground 202) is insulated and prevents current flow from the example catch-cup region 112, the first set of interconnects 120, and the example TSV 102. Thus, the catch-cup region 112 can connect with other semiconductor devices without voltage and/or current leakage to the substrate region 104.
  • the substrate region 104 e.g., ground 202
  • the catch-cup region 112 can connect with other semiconductor devices without voltage and/or current leakage to the substrate region 104.
  • FIG. 3 is a schematic illustration of a semiconductor die 300 with a non-ideal through-silicon-via 302.
  • the TSV 302 is disposed through a substrate region 304, one or more diffusion regions 306, one or more gate regions 308, a dielectric region 310, and to a catch- cup region 312.
  • the catch-cup region 312 is disposed adjacent the dielectric region 310 to prevent further etching of the TSV 302.
  • the TSV 302 is surrounded with a dielectric region 314 to prevent unintentional electrical current flow from the TSV 302 to the substrate region 304.
  • the example substrate region 304 acts as ground (e.g., 0 volts or other reference point from which voltage is measured).
  • the example dielectric layer 310 prevents unintended electrical current flow from the catch-cup region 312 to the substrate region 304.
  • the gate regions 308 or other regions of the semiconductor die 300
  • the damage to the gate regions 308 creates one or more paths (e.g., shorts) 316 for current to travel unintentionally.
  • the one or more paths 316 circumvent the insulation properties of the dielectric region 310 by providing current flow from the catch-cup region 312 through the one or more gate regions 308 and the one or more diffusion regions 306 to the substrate region 304.
  • FIG. 4 is a representation of the semiconductor die 300 of FIG. 3 as a circuit 400.
  • the substrate region 304 acts as a ground 402.
  • the dielectric region 310 is representative of a capacitor 404.
  • the example catch-cup region 312 is connected to the first set of interconnects 322 through the example TSV 302.
  • the example TSV 302, the example catch-cup region 312, and the example first set of interconnects 322 are electrically connected to the capacitor 404 (e.g., the example dielectric region 310) and the ground 402 (e.g., the example substrate region 304).
  • the capacitor 404 is supposed to prevent current flow from the catch-cup region 312, the first set of interconnects 322, and/or the TSV 302 to ground 402 (e.g., the substrate region 304).
  • the paths 316 caused by the damage to the example one or more gate regions 308 from the etching of the example TSV 302 create a short 406 between the catch-cup region 312, the first set of interconnects 322, and/or the TSV 302 and ground 402. Because current flows along the path of least resistance (e.g., the paths 316 (FIG. 3) and the short 406 (FIG. 4)), current effectively avoids the dielectric region 310 (FIG.
  • a short circuit can render portions of the semiconductor die 300 inoperable, damage semiconductor material, and/or cause complete semiconductor die 300 failure, overheating, electrical arcs, and/or combustion.
  • the example methods and apparatus embed a well region of a first type within a substrate of a second type prior to etching of a TSV.
  • the diffusion regions are embedded within the well region instead of the substrate region as disclosed above.
  • the substrate-well junction of the example methods and apparatus disclosed herein resist current flow to the substrate region, thus preventing TSV to substrate shorting.
  • FIG. 5 is a schematic illustration of a semiconductor die 500 with an ideal TSV 502 in accordance with the teachings of this disclosure.
  • the TSV 502 is disposed through a substrate region 504, a well region 506, one or more diffusion regions 508, one or more gate regions 510, a dielectric region 512, and to a catch-cup region 514.
  • the substrate region 104 is a base material (e.g., semiconducting element) of the semiconductor die 100.
  • the substrate region 104 is P-type.
  • the example substrate region 504 acts as ground (e.g., 0 volts or other reference point from which voltage is measured).
  • the example well region 506 is embedded within the substrate region 504 during fabrication of the semiconductor die 500.
  • the example well region 506 is formed to extend the length of the example catch-cup region 514.
  • the example well region 506 is to prevent shorting from the catch-cup region 514 (connected to power via the TSV 502) to the substrate region 504.
  • the well region 506 is N-type. In such examples, when a P-type semiconductor is adjacent an N-type
  • the P-type semiconductor resists current flow from the N-type semiconductor.
  • the N-type semiconductor allows current flow from the P-type semiconductor.
  • the one or more diffusion regions 508 are semiconductor material embedded within the example well region 506, opposed to the example substrate region 504 as described in connection to FIGS. 1 and 3. As disclosed above, the one or more diffusion regions 508 may be N-diffusion or P-diffusion. In some examples, the combination of one or more diffusion regions 508 and/or the one or more gate regions 510 creates one or more transistors. One or more logic gates and/or circuits may be implemented based on the formation of one or more transistors to create an IC. As disclosed above, the dielectric region 512 prevents unintended electrical current flow from the catch-cup region 514 to the substrate region 504.
  • the TSV 502 is formed by etching a path through the substrate region 504, the well region 506, the one or more diffusion regions 508, the one or more gate regions 510, and the dielectric region 512.
  • the catch-cup region 514 is disposed adjacent the dielectric region 512 to prevent further etching of the TSV 502.
  • the TSV 502 is surrounded with a dielectric region 516 to prevent unintentional electrical current flow (e.g., shorting) from the TSV 502 to the substrate region 504 (e.g., ground).
  • unintentional electrical current flow e.g., shorting
  • the TSV 502 and the catch-cup region 514 are electrically coupled such that the TSV 502 becomes an electrical connection from a first side 518 of the semiconductor die 500 to a second side 520 of the semiconductor die 500.
  • the semiconductor die 500 are electrically connected to a second set of interconnects 524 on the second side 520 of the semiconductor die 500 via the TSV 502. Accordingly, the TSV 502 allows current to flow from the first set of interconnects 522 to the second set of
  • interconnects 524 The example first set of interconnects 522 and the example second set of interconnects 524 allow additional semiconductors to electrically couple with the
  • FIG. 6 is a representation of the semiconductor die 500 of FIG. 5 as a circuit 600.
  • the substrate region 504 is represented as ground 602.
  • the P-type substrate region 504 resists current flow from the N-type well region 506. Accordingly, the P-type substrate region 504 and the N-type well region 506 are represented as a diode 604. Further, the dielectric region 512 is represented as a capacitor 606.
  • the example catch-cup region 514 is connected to the first set of interconnects 522 through the example TSV 502.
  • a maximum voltage of 1.98 volts occurs across the catch-cup region 514, the first set of interconnects 522, and/or the TSV 502.
  • the example TSV 502, the example catch-cup region 514, and the example first set of interconnects 522 are electrically connected to the example capacitor 606 (e.g., the example dielectric region 512), the diode 604 (e.g., the combination of the example well region 506 and the example substrate region 504), and the ground 402 (e.g., the example substrate region 504).
  • the diode 604 is acting in reverse-bias. Reverse-bias occurs when positive polarity voltage is applied to the N-type well region 506.
  • the TSV 502 operates with positive polarity voltage.
  • the diode 604 restricts current flow to ground 602 until the diode breaks down.
  • the break-down voltage of the diode 604 is nine volts. In such examples, the diode 604 is unlikely to break down because the voltage of about 1.98 volts across the TSV 502 is far lower than the 9 volt breakdown voltage of the diode 604.
  • the capacitor 606 insulates the example TSV 502, the example catch-cup region 514, and the example first set of interconnects 522 from the diode 604 and the ground 602. However, as disclosed herein, a short may occur and circumvent the capacitor 606, such as described in connection with FIGS. 7 and 8.
  • the N-type well region 506 is adjacent an N-type diffusion region 508 (e.g., illustrated as a wire between the capacitor 606 and the diode 604 because the regions are a same type).
  • the N-type well region 506 P-type diffusion region 508 junction may be represented as a second diode (e.g., between the capacitor 606 and the diode 604).
  • the second diode operates in forward-bias (e.g., positive polarity voltage is applied to the P-type diffusion region 508).
  • the diode 604 may act in reverse-bias and the second diode may act in forward- bias.
  • the diode 604 restricts current flow to ground 602.
  • FIG. 7 is a schematic illustration of a semiconductor die 700 with a non-ideal through-silicon-via 702 in accordance with the teachings of this disclosure.
  • the TSV 702 is disposed through a substrate region 704, a well region 706, one or more diffusion regions 708, one or more gate regions 710, a dielectric region 712, and to a catch-cup region 714.
  • the substrate region 704 is a base material (e.g., semiconducting element) of the semiconductor die 700.
  • the substrate region 704 is P-type.
  • the example substrate region 704 acts as ground (e.g., 0 volts or other reference point from which voltage is measured).
  • the example well region 706 is embedded within the substrate region 704 during fabrication of the semiconductor die 700.
  • the well region 706 is N-type.
  • the P-type semiconductor resists current flow from the N-type semiconductor.
  • the N-type semiconductor allows current flow from the P-type semiconductor.
  • the one or more diffusion regions 708 are semiconductor material embedded within the example well region 706. As disclosed above, the one or more diffusion regions 708 may be N-diffusion or P-diffusion. In some examples, the combination of one or more diffusion regions 708 and/or the one or more gate regions 710 create one or more transistors. One or more logic gates and/or circuits may be implemented based on the formation of one or more transistors to create an IC. As disclosed above, the dielectric region 712 prevents unintended electrical current flow from the catch-cup region 714 to the substrate region 704.
  • the TSV 702 is formed by etching a path through the substrate region 704, the well region 706, the one or more diffusion regions 708, the one or more gate regions 710, and the dielectric region 712.
  • the catch-cup region 714 is disposed adjacent the dielectric region 712 to prevent further etching of the TSV 702.
  • the TSV 702 is filled with a dielectric region 716 prior to filling the TSV 702 with conductive material.
  • the example dielectric region 716 prevents unintentional electrical current flow (e.g., shorting) from the TSV 702 to the substrate region 704 (e.g., ground).
  • the TSV 702 and the catch-cup region 714 are electrically coupled such that the TSV 702 becomes an electrical connection from a first side 718 of the semiconductor die 700 to a second side 720 of the semiconductor die 700.
  • the semiconductor die 700 are electrically connected to a second set of interconnects 724 on the second side 720 of the semiconductor die 700 via the TSV 702. Accordingly, the TSV 702 allows current to flow from the first set of interconnects 722 to the second set of
  • interconnects 724 The example first set of interconnects 722 and the example second set of interconnects 724 allow additional semiconductors to electrically couple with the
  • the gate regions 710 are damaged.
  • the damage to the gate regions 710 creates one or more paths (e.g., shorts) 726 for current to travel unintentionally.
  • the one or more paths 726 circumvent the insulation properties of the dielectric region 712 by providing current flow from the catch-cup region 714 through the one or more gate regions 710 to the one or more diffusion regions 708.
  • the example one or more diffusion regions 708 are embedded within the example well region 706, which is embedded within the substrate region 704.
  • the example substrate region 704 resists current flow from the example well region 706.
  • the well region 706 embedded within the substrate region 704 resists current flow to the substrate region 704. Such resistivity prevents current leakage and ensures that the TSV 702 does not fail.
  • FIG. 8 is a representation of the semiconductor 700 of FIG. 7 as a circuit 800.
  • the substrate region 704 is represented as ground 802.
  • the P-type substrate region 704 resists current flow from the N-type well region 706. Accordingly, the P-type substrate region 704 and the N-type well region 706 are represented as a diode 804. Further, the dielectric region 712 is represented as a capacitor 806.
  • the example catch-cup region 714 is connected to the first set of interconnects 722 through the example TSV 702. As illustrated in FIG. 8, the example TSV 702, the example catch-cup region 714, and the example first set of interconnects 722 are electrically connected to the example capacitor 806 (e.g., the example dielectric region 712), the diode 804 (e.g., the combination of the example well region 706 and the example substrate region 704), and the ground 802 (e.g., the example substrate region 704).
  • the example capacitor 806 e.g., the example dielectric region 712
  • the diode 804 e.g., the combination of the example well region 706 and the example substrate region 704
  • the ground 802 e.g., the example substrate region 704
  • the diode 804 is acting in reverse-bias. Reverse-bias occurs when positive polarity voltage is applied to the N-type well region 706. In reverse-bias, the diode 804 restricts current flow to ground 802 until the diode breaks down.
  • voltage e.g., from the example TSV 702, the example catch-cup region 714, or the example first set of interconnects 722
  • current across the example capacitor 806 approaches zero (e.g., an open circuit).
  • the example capacitor 806 should insulate the example TSV 702, the example catch-cup region 714, and the example first set of interconnects 722 from the ground 802.
  • the diode 804 provides an additional layer of protection by restricting further current flow directly from the example TSV 702, the example catch-cup region 714, and the example first set of interconnects 722 to the ground 802.
  • FIG. 9 is a flowchart representation of an example process 900 for
  • the example process begins at block 902.
  • the example substrate region 504 e.g., P-type substrate or P- Substrate
  • the example well region 506 e.g., N-type well or N- well
  • Any number of fabrication techniques may be used to embed the example well region 506 into the example substrate region 504.
  • the well region 506 is to extend the length of the catch-cup region 514. Therefore, if the example embedded well region 506 is not sufficient to cover the catch-cup region 514 (block 906: NO), the example well region 506 is continually embedded into the example substrate region 504 (block 904). If the example embedded well region 506 is sufficient to cover the catch-cup region 514 (block 906: YES), the example one or more diffusion regions 508 are embedded into the example well region 506 (block 908).
  • the example dielectric region 512 is formed over the example well region 506 and the example substrate region 504 to prevent shorting from the catch-cup region 512 to the substrate region 504 (block 910).
  • the one or more gate regions 510 are formed within the dielectric region 512 (block 912).
  • the example catch-cup region 514 is positioned on the example substrate region 504 over the example well region 506. In some examples, the catch-cup region 514 is spaced from the substrate region 504 and the well region 506 by the dielectric region 512.
  • the example TSV 502 is etched through the substrate region 504 to the catch-cup region 514 (and every region in-between).
  • the dielectric region 516 is formed within the TSV 502 to prevent shorting from the TSV 502 to the substrate region 504 (block 916).
  • the example TSV 502 is filled with conductive material to electrically couple the catch-cup region 514 on the second side 520 of the semiconductor die 500 to the one or more interconnects 522 on the first side 518 of the semiconductor die 500.
  • the example TSV 502 is an electric connection between the first side 518 of the semiconductor die 500 and the second side 520 of the semiconductor die 500.
  • the example process 900 may be similarly described with reference to FIG. 7. Although the example process 900 is described with reference to the flowchart illustrated in FIG. 9, many other methods of manufacture the example semiconductor die 500 and/or the example
  • the process 900 may be implemented via machine readable instructions comprising a program for execution by a processor such as the processor 1012 shown in the example processor platform 1000 discussed below in connection with FIG. 10.
  • the example processor platform 1000 may be in one or more fabrication machines used in semiconductor fabrication as described herein.
  • the program may be embodied in software stored on a tangible computer readable storage medium such as a CD-ROM, a floppy disk, a hard drive, a digital versatile disk (DVD), a Blu-ray disk, or a memory associated with the processor 1012, but the entire program and/or parts thereof could alternatively be executed by a device other than the processor 1012 and/or embodied in firmware or dedicated hardware.
  • example program is described with reference to the flowchart illustrated in FIG. 9, many other methods of manufacturing the example semiconductor die 500 (or semiconductor die 700) may alternatively be used.
  • the order of execution of the blocks may be changed, and/or some of the blocks described may be changed, eliminated, or combined.
  • the example process of FIG. 9 may be implemented using coded instructions (e.g., computer and/or machine readable instructions) stored on a tangible computer readable storage medium such as a hard disk drive, a flash memory, a read-only memory (ROM), a compact disk (CD), a digital versatile disk (DVD), a cache, a random-access memory (RAM) and/or any other storage device or storage disk in which information is stored for any duration (e.g., for extended time periods, permanently, for brief instances, for temporarily buffering, and/or for caching of the information).
  • a tangible computer readable storage medium is expressly defined to include any type of computer readable storage device and/or storage disk and to exclude propagating signals and transmission media.
  • tangible computer readable storage medium and “tangible machine readable storage medium” are used interchangeably. Additionally or alternatively, the example process of FIG. 9 may be implemented using coded instructions (e.g., computer and/or machine readable instructions) stored on a non-transitory computer and/or machine readable medium such as a hard disk drive, a flash memory, a read-only memory, a compact disk, a digital versatile disk, a cache, a random-access memory and/or any other storage device or storage disk in which information is stored for any duration (e.g., for extended time periods, permanently, for brief instances, for temporarily buffering, and/or for caching of the information).
  • coded instructions e.g., computer and/or machine readable instructions
  • a non-transitory computer and/or machine readable medium such as a hard disk drive, a flash memory, a read-only memory, a compact disk, a digital versatile disk, a cache, a random-access memory and/or any other storage device or storage disk in which information is
  • non-transitory computer readable medium is expressly defined to include any type of computer readable storage device and/or storage disk and to exclude propagating signals and transmission media.
  • phrase "at least" is used as the transition term in a preamble of a claim, it is open- ended in the same manner as the term “comprising” is open ended.
  • Comprising and all other variants of "comprise” are expressly defined to be open-ended terms. Including and all other variants of "include” are also defined to be open-ended terms. In contrast, the term consisting and/or other forms of consist are defined to be close-ended terms.
  • the processor platform 1000 of the illustrated example includes a processor 1012.
  • the processor 1012 of the illustrated example is hardware.
  • the processor 1012 can be implemented by one or more integrated circuits, logic circuits, microprocessors or controllers from any desired family or manufacturer.
  • the processor 1012 of the illustrated example includes a local memory 1013 (e.g., a cache).
  • the processor 1012 of the illustrated example is in communication with a main memory including a volatile memory 1014 and a non-volatile memory 1016 via a bus 1018.
  • the volatile memory 1014 may be implemented by Synchronous Dynamic Random Access Memory (SDRAM), Dynamic Random Access Memory (DRAM), RAMBUS Dynamic Random Access Memory (RDRAM) and/or any other type of random access memory device.
  • the non -volatile memory 1016 may be implemented by flash memory and/or any other desired type of memory device. Access to the main memory 1014, 1016 is controlled by a memory controller.
  • the processor platform 1000 of the illustrated example also includes an interface circuit 1020.
  • the interface circuit 1020 may be implemented by any type of interface standard, such as an Ethernet interface, a universal serial bus (USB), and/or a PCI express interface.
  • one or more input devices 1022 are connected to the interface circuit 1020.
  • the input device(s) 1022 permit(s) a user to enter data and commands into the processor 1012.
  • the input device(s) can be implemented by, for example, a keyboard, a button, a mouse, a touchscreen, a track-pad, a trackball, isopoint and/or a voice recognition system.
  • One or more output devices 1024 are also connected to the interface circuit 1020 of the illustrated example.
  • the output devices 1024 can be implemented, for example, by display devices (e.g., a light emitting diode (LED), an organic light emitting diode (OLED), a liquid crystal display, a cathode ray tube display (CRT), a touchscreen, a tactile output device, a light emitting diode (LED), a printer and/or speakers).
  • the interface circuit 1020 of the illustrated example thus, typically includes a graphics driver card, a graphics driver chip or a graphics driver processor.
  • the interface circuit 1020 of the illustrated example also includes a communication device such as a transmitter, a receiver, a transceiver, a modem and/or network interface card to facilitate exchange of data with external machines (e.g., computing devices of any kind) via a network 1026 (e.g., an Ethernet connection, a digital subscriber line (DSL), a telephone line, coaxial cable, a cellular telephone system, etc.).
  • a communication device such as a transmitter, a receiver, a transceiver, a modem and/or network interface card to facilitate exchange of data with external machines (e.g., computing devices of any kind) via a network 1026 (e.g., an Ethernet connection, a digital subscriber line (DSL), a telephone line, coaxial cable, a cellular telephone system, etc.).
  • DSL digital subscriber line
  • the processor platform 1000 of the illustrated example also includes one or more mass storage devices 1028 for storing software and/or data.
  • mass storage devices 1028 include floppy disk drives, hard drive disks, compact disk drives, Blu- ray disk drives, RAID systems, and digital versatile disk (DVD) drives.
  • the coded instructions 1032 of FIG. 9 may be stored in the mass storage device 1028, in the volatile memory 1014, in the non-volatile memory 1016, and/or on a removable tangible computer readable storage medium such as a CD or DVD.
  • Example 1 is an apparatus to prevent through-silicon-via shorting, which includes a substrate region having a first type.
  • Example 1 further includes a well region having a second type different from the first type embedded within the substrate region.
  • Example 1 includes a catch-cup region positioned adjacent to the well region.
  • Example 1 also includes a through- silicon-via disposed through the substrate region, the well region, and ending at the catch-cup region.
  • Example 2 includes the subject matter of example 1, and further includes a first dielectric region positioned between the substrate region and the catch-cup region, and a second dielectric region surrounding the through-silicon-via.
  • Example 3 includes the subject matter of example 1 or example 2, wherein contact between the catch-cup region and the through-silicon-via provides an electrical connection towards the substrate region.
  • Example 4 includes the subject matter of example 3, wherein when current from the electrical connection shorts across the dielectric region, the well region is to prevent the current from flowing to the substrate region.
  • Example 5 includes the subject matter of any of examples 1, 2, 3, or 4, wherein the through-silicon-via is to operate with a positive polarity voltage.
  • Example 6 includes the subject matter of any of examples 1, 2, 3, 4, or 5, wherein the first type is a p-type semiconductor and the second type is an n-type
  • Example 7 includes the subject matter of any of examples 2, 3, 4, 5, or 6, and further includes a diffusion region embedded within the well region and adjacent the first dielectric region.
  • Example 8 includes the subject matter of example 7, and further includes a gate region embedded within the first dielectric region and adjacent the diffusion region.
  • Example 9 is a method to prevent through-silicon-via shorting, which includes forming a substrate region having a first type.
  • Example 9 further includes embedding a well region having a second type different from the first type embedded within the substrate region.
  • Example 9 also includes positioning a catch-cup region adjacent the well region.
  • Example 9 includes etching a through-silicon-via from the substrate region to the catch-cup region.
  • Example 10 includes the subject matter of example 9, and further includes forming a first dielectric region on the substrate region adjacent the well region prior to positioning the catch-cup region, and forming a second dielectric region surrounding the through-silicon-via.
  • Example 11 includes the subject matter of example 9 or example 10, wherein the etching of the through-silicon-via is performed last.
  • Example 12 includes the subject matter of any of example 9, 10, or 11, and further includes applying a positive polarity voltage to the through-silicon-via.
  • Example 13 includes the subject matter of any of examples 9, 10, 11, or 12, and further includes embedding a diffusion region within the well region.
  • Example 14 includes the subject matter of example 13, and further includes forming a gate region within the first dielectric region, the gate region adjacent the diffusion region.
  • Example 15 is an apparatus to prevent through-silicon-via shorting, which includes a well-substrate junction including a n-type well region embedded within a p-type substrate region.
  • Example 15 also includes a catch-cup region spaced from the n-type well region by a dielectric region, wherein the well-substrate junction is to resist shorting across the dielectric region caused by a through-silicon-via contacting the catch-cup region.
  • Example 16 includes the subject matter of example 15, wherein the through- silicon-via is to operate with a positive polarity voltage.
  • Example 17 includes the subject matter of example 15 or example 16, wherein the well-substrate junction has a reverse bias breakdown voltage of nine volts.
  • Example 18 includes the subject matter of any of examples 15, 16, or 17, wherein the well region includes an embedded diffusion region.
  • Example 19 includes the subject matter of 18, wherein the shorting across the dielectric region is to occur due to current flow from the through-silicon-via to the catch-cup region and across the dielectric region to the embedded diffusion region.
  • Example 20 includes the subject matter of 19, wherein the well-substrate junction is to resist current flow from the diffusion region to the substrate region.
  • Example 21 is an apparatus to prevent electrical shorting, which includes means for conducting electricity through a substrate region, the means for conducting electricity through the substrate region being etched through the substrate region.
  • Example 21 also includes means for stopping etching of the means for conducting electricity through the substrate region.
  • Example 21 further includes means for resisting electrical shorting from the means for stopping etching to the substrate region.
  • Example 22 includes the subject matter of example 21, and further includes means for spacing the substrate region from the means for stopping etching of the means for conducting electricity through a substrate region.
  • Example 23 includes the subject matter of example 21 or example 22, and further includes means for implementing circuit logic disposed between the means for resisting electrical shorting and the means for spacing.
  • Example 24 includes the subject matter of any of examples 21, 22, or 23, wherein the means for resisting electrical shorting is first means for resisting electrical shorting, and further includes second means for resisting electrical shorting from the means for conducting electricity to the substrate region.
  • Example 25 is an apparatus to prevent through-silicon-via shorting, and includes means for performing the methods of examples 9-14.
  • Example 26 is at least one tangible computer readable storage medium including instructions that, when executed cause a machine to at least form a substrate region having a first type.
  • Example 26 further includes instructions to embed a well region having a second type different from the first type embedded within the substrate region.
  • Example 26 includes instructions to position a catch-cup region adjacent the well region.
  • Example 26 also includes instructions to etch a through-silicon-via from the substrate region to the catch- cup region.
  • Example 27 includes the subject matter of example 26, and further includes instructions that, when executed, cause the machine to form a first dielectric region on the substrate region adjacent the well region prior to positioning the catch-cup region, and form a second dielectric region surrounding the through-silicon-via.
  • Example 28 includes the subject matter of example 26 or example 27, wherein the etching of the through-silicon-via is performed last.
  • Example 29 includes the subject matter of any of examples 26, 27, or 28, and further includes instructions that, when executed, cause the machine to embed a diffusion region within the well region.
  • Example 30 includes the subject matter of any of 26, 27, 28 or 29, and further includes instructions that, when executed, cause the machine to form a gate region within the first dielectric region, the gate region adjacent the diffusion region.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

Methods and apparatus to prevent through-silicon-via shorting are disclosed. An example apparatus includes a well-substrate junction including a n-type well region embedded within a p-type substrate region, and a catch-cup region spaced from the n-type well region by a dielectric region, wherein the well-substrate junction is to resist shorting across the dielectric region caused by a through-silicon-via contacting the catch-cup region.

Description

METHODS AND APPARATUS TO PREVENT THROUGH- SILICON- VIA SHORTING
FIELD OF THE DISCLOSURE
[0001] This disclosure relates generally to integrated circuit fabrication and, more particularly, to methods and apparatus to prevent through-silicon-via shorting.
BACKGROUND
[0002] In recent years, two-dimensional ("2D") integrated circuits ("IC") have been replaced with three-dimensional ("3D") ICs. 3D ICs include one or more 2D ICs stacked vertically. To accommodate electrical connections that would otherwise be across a 2D IC, a 3D IC includes one or more vertical interconnects, or through-silicon-vias ("TSV"), between the stacked 2D ICs. TSVs eliminate external wiring, thereby reducing the size of
semiconductor dice.
BRIEF DESCRIPTION OF THE DRAWINGS
[0003] FIG. 1 is a schematic illustration of a semiconductor die with an ideal through- silicon-via.
[0004] FIG. 2 is a circuit representation of the semiconductor die of FIG. 1.
[0005] FIG. 3 is a schematic illustration of a semiconductor die with a non-ideal through-silicon-via.
[0006] FIG. 4 is a circuit representation of the semiconductor die of FIG. 3.
[0007] FIG. 5 is a schematic illustration of a semiconductor die with an ideal through- silicon-via in accordance with the teachings of this disclosure.
[0008] FIG. 6 is a circuit representation of the semiconductor die of FIG. 5.
[0009] FIG. 7 is a schematic illustration of a semiconductor die with a non-ideal through-silicon-via in accordance with the teachings of this disclosure.
[0010] FIG. 8 is a circuit representation of the semiconductor die of FIG. 7.
[0011] FIG. 9 is a flowchart representation of an example process of manufacturing the semiconductor dice of FIGS. 5 and 7
[0012] FIG. 10 is a block diagram of an example processing platform capable of executing the example process of FIG. 9. [0013] The figures are not to scale. Instead, to clarify multiple layers and regions, the thickness of the layers may be enlarged in the drawings. Wherever possible, the same reference numbers will be used throughout the drawing(s) and accompanying written description to refer to the same or like parts. As used in this patent, stating that any part (e.g., a layer, film, area, or plate) is in any way positioned on (e.g., positioned on, located on, disposed on, or formed on, etc.) another part, means that the referenced part is either in contact with the other part, or that the referenced part is above the other part with one or more intermediate part(s) located therebetween. Stating that any part is in contact with another part means that there is no intermediate part between the two parts.
DETAILED DESCRIPTION
[0014] As disclosed herein, a semiconductor die is a small block of semiconducting material on which circuits are fabricated (e.g., an IC). In some examples, a semiconductor wafer is fabricated with many ICs and cut into multiple semiconductor dice (e.g., one IC per die). As disclosed herein, TSVs are etched in semiconductor dice to provide electrical connections between circuits. In some examples, TSVs provide electrical connections between layers or regions of a single IC. In some examples, TSVs are formed prior to front- end-of-line ("FEOL") and back-end-of-line ("BEOL") fabrication (e.g., TSV-first). In some examples, TSVs are formed between FEOL and BEOL fabrication (e.g., TSV-middle). In some examples, TSVs are formed after FEOL and BEOL fabrication (e.g., TSV-last).
[0015] As used herein, FEOL refers to a portion of an IC fabrication process during which transistors, capacitors, resistors, etc. are patterned in the semiconductor die. FEOL includes well region, gate region, source region, and drain region formation. As used herein, BEOL refers to a portion of an IC fabrication process during which transistors, capacitors, resistors, etc. are interconnected with metallization layers (e.g., wiring).
[0016] In some examples, when TSVs are formed TSV-last, regions fabricated prior to the formation of the TSVs are unaffected. For example, FIG. 1 is a schematic illustration of a semiconductor die 100 with an ideal TSV 102. In the illustrated example of FIG. 1, the TSV 102 is etched through a substrate region 104, one or more diffusion regions 106, one or more gate regions 108, a dielectric region 110, and to a catch-cup region 112.
[0017] In some examples, the substrate region 104 is a base material (e.g., semiconducting element) of the semiconductor die 100. In the illustrated example, the substrate region 104 is silicon. Alternative substrate materials may be used (semiconductors, electrical insulators, a combination of semiconductor and insulator, etc.) such as, for example, silicon dioxide, aluminum oxide, sapphire, germanium, gallium arsenide, an alloy of silicon and germanium, or indium phosphide.
[0018] In the illustrated example, the substrate region 104 is a P-type material.
Alternatively, the example substrate region 104 may be an N-type material. As used herein, P-type refers to a type of semiconductor material that has a larger concentration of electron- holes (e.g., a lack of electrons) than electrons. Conversely, N-type refers to a type of semiconductor material that has a larger concentration of electrons than electron-holes. The example substrate region 104 acts as ground (e.g., 0 volts or other reference point from which voltages of the semiconductor die 100 are measured).
[0019] The one or more diffusion regions 106 are semiconductor material embedded within the example substrate region 104. As disclosed in connection with the substrate region 104, the one or more diffusion regions 106 may be N-type ("N-diffusion") or P-type ("P-diffusion"). In some examples, the one or more gate regions 108 are metal material disposed adjacent the one or more diffusion regions 106. The one or more gate regions 108 include conducting materials that contact the one or more diffusion regions, such as, for example, trench contacts and/or gate contacts.
[0020] In some examples, the combination of the one or more diffusion regions 106 and/or the one or more gate regions 108 creates one or more transistors (e.g., based on the diffusion region type and/or arrangement of the one or more diffusion regions 106 and/or the one or more gate regions 108). For example, a bipolar junction transistor is formed when two P-type semiconductors surround an N-type semiconductor or when two N-type
semiconductors surround a P-type semiconductor. Alternatively, a field-effect transistor is formed when a gate region 108 overlaps one or more diffusion regions 106. One or more logic gates and/or circuits may be implemented based on the formation of one or more transistors to create an IC.
[0021] In some examples, the dielectric region 110 insulates the one or more transistors from each other. The example dielectric region 110 is silicon dioxide. In some examples, the dielectric region 110 may be a dielectric with a high dielectric constant such as, for example, hafnium silicate, zirconium silicate, hafnium dioxide, zirconium dioxide, etc. In some examples, the dielectric region 110 may be a dielectric with a low dielectric constant such as, for example, Fluorine-doped silicon dioxide, Carbon-doped silicon dioxide, Porous silicon dioxide, Porous carbon-doped silicon dioxide, etc. In some examples, the dielectric region 110 prevents unintended electrical current flow from the catch-cup region 112 to the substrate region 104. As disclosed herein, unintended current flow to the substrate region 104 is considered "shorting" or a short-circuit.
[0022] In some examples, the TSV 102 is formed by etching (e.g., dry or wet) a path through the substrate region 104, the one or more diffusion regions 106, the one or more gate regions 108, and the dielectric region 110. In some such examples, the catch-cup region 112 is placed adjacent the dielectric region 110 to stop further etching of the TSV 102. The example catch-cup region 112 is a material resistant to and/or impervious to the etching of the TSV 102 (e.g., the etching process ends at the catch-cup region 112). In the illustrated example, the catch-cup region 112 is a conductive metal (e.g., interconnect metal). In some examples, after etching the TSV 102, the TSV 102 is filled with conductive material (e.g., metals or other conductors). Thus, the TSV 102 conducts current therethrough and to the catch-cup region 112. As illustrated in FIG. 1, a front end region 113 is disposed adjacent the catch-cup region 112. The example front end region 113 includes front-end-of-line transistors and interconnects.
[0023] In some examples, a dielectric region 114 is disposed between the TSV 102 and the substrate region 102 to prevent unintentional electrical current flow to the substrate region 104. The example dielectric region 114 may be disposed on the side walls of the TSV 102 that would otherwise contact the substrate region 104. In the illustrated example, the dielectric region 114 is disposed after etching the via, but before filling the TSV 102 with conductive material. Without the dielectric region 114, current would flow from the TSV 102 directly to the substrate region 104 (e.g., ground), thereby shorting the TSV 102.
[0024] In the illustrated example of FIG. 1, the TSV 102 and the catch-cup region 112 are electrically coupled such that the TSV 102 becomes an electrical connection from a first side 116 of the semiconductor die 100 to a second side 118 of the semiconductor die 100. For example, a first set of interconnects 120 disposed on the first side 116 of the
semiconductor die 100 are electrically connected to a second set of interconnects 122 on the second side 118 of the semiconductor die 100 via the TSV 102. Accordingly, the TSV 102 allows current to flow from the first set of interconnects 120 to the second set of
interconnects 122. The example first set of interconnects 120 and the example second set of interconnects 122 allow additional semiconductors to electrically couple with the
semiconductor die 100.
[0025] As disclosed herein, FIG. 1 illustrates an ideal arrangement of the TSV 102, the example substrate region 104, the one or more diffusion regions 106, the one or more gate regions 108, the dielectric region 110, and the catch-cup region 112. The arrangement of FIG. 1 is "ideal" as the TSV 102 is etched without damaging any of the example substrate region 104, the one or more diffusion regions 106, the one or more gate regions 108, or the dielectric region 110.
[0026] FIG. 2 is a representation of the semiconductor die 100 of FIG. 1 as a circuit 200. As described in connection with FIG. 1, the substrate region 104 acts as a ground 202. In the illustrated example of FIG. 2, the dielectric region 110 is represented as a capacitor 204 because the dielectric region 110 is disposed between a semiconducting material (e.g., the substrate region 104) and a conducting material (e.g., the catch-cup region 112). The example catch-cup region 112 is connected to the first set of interconnects 120 through the example TSV 102. As illustrated in FIG. 2, the example TSV 102, the example catch-cup region 112, and the example first set of interconnects 120 are electrically connected to the capacitor 204 (e.g., the example dielectric region 110) and the ground 202 (e.g., the example substrate region 104).
[0027] The example dielectric region 110 shares many properties of a capacitor. For example, as a current is applied to the catch-cup region 112, the voltage drop across the dielectric region 110 increases and the current across the dielectric region 110 decreases, ideally decreasing to zero (e.g., an open circuit). Thus, the substrate region 104 (e.g., ground 202) is insulated and prevents current flow from the example catch-cup region 112, the first set of interconnects 120, and the example TSV 102. Thus, the catch-cup region 112 can connect with other semiconductor devices without voltage and/or current leakage to the substrate region 104.
[0028] However, in some examples, when TSVs are formed TSV-last, regions fabricated prior to the formation of the TSVs are damaged. FIG. 3 is a schematic illustration of a semiconductor die 300 with a non-ideal through-silicon-via 302. In the illustrated example of FIG. 3, the TSV 302 is disposed through a substrate region 304, one or more diffusion regions 306, one or more gate regions 308, a dielectric region 310, and to a catch- cup region 312. In some such examples, the catch-cup region 312 is disposed adjacent the dielectric region 310 to prevent further etching of the TSV 302. In some examples, the TSV 302 is surrounded with a dielectric region 314 to prevent unintentional electrical current flow from the TSV 302 to the substrate region 304.
[0029] As disclosed in connection with FIG. 1, the example substrate region 304 acts as ground (e.g., 0 volts or other reference point from which voltage is measured). In some examples, the example dielectric layer 310 prevents unintended electrical current flow from the catch-cup region 312 to the substrate region 304. In some examples, as the TSV 302 is etched through the semiconductor die 300, the gate regions 308 (or other regions of the semiconductor die 300) are damaged. In such examples, the damage to the gate regions 308 creates one or more paths (e.g., shorts) 316 for current to travel unintentionally. As illustrated in FIG. 3, the one or more paths 316 circumvent the insulation properties of the dielectric region 310 by providing current flow from the catch-cup region 312 through the one or more gate regions 308 and the one or more diffusion regions 306 to the substrate region 304.
[0030] FIG. 4 is a representation of the semiconductor die 300 of FIG. 3 as a circuit 400. As described in connection with FIG. 3, the substrate region 304 acts as a ground 402. As disclosed herein, the dielectric region 310 is representative of a capacitor 404. The example catch-cup region 312 is connected to the first set of interconnects 322 through the example TSV 302. As illustrated in FIG. 4, the example TSV 302, the example catch-cup region 312, and the example first set of interconnects 322 are electrically connected to the capacitor 404 (e.g., the example dielectric region 310) and the ground 402 (e.g., the example substrate region 304).
[0031] In the illustrated example of FIG. 4, the capacitor 404 is supposed to prevent current flow from the catch-cup region 312, the first set of interconnects 322, and/or the TSV 302 to ground 402 (e.g., the substrate region 304). However, the paths 316 caused by the damage to the example one or more gate regions 308 from the etching of the example TSV 302 create a short 406 between the catch-cup region 312, the first set of interconnects 322, and/or the TSV 302 and ground 402. Because current flows along the path of least resistance (e.g., the paths 316 (FIG. 3) and the short 406 (FIG. 4)), current effectively avoids the dielectric region 310 (FIG. 3) as represented by the capacitor 404 in FIG. 4. In such examples, current flows along the short 406 (e.g., paths 316) directly to ground. As described herein, a short circuit can render portions of the semiconductor die 300 inoperable, damage semiconductor material, and/or cause complete semiconductor die 300 failure, overheating, electrical arcs, and/or combustion.
[0032] As explained below, to prevent such shorting in semiconductors, the example methods and apparatus embed a well region of a first type within a substrate of a second type prior to etching of a TSV. As disclosed herein, the diffusion regions are embedded within the well region instead of the substrate region as disclosed above. The substrate-well junction of the example methods and apparatus disclosed herein resist current flow to the substrate region, thus preventing TSV to substrate shorting. FIG. 5 is a schematic illustration of a semiconductor die 500 with an ideal TSV 502 in accordance with the teachings of this disclosure.
[0033] In the illustrated example of FIG. 5, the TSV 502 is disposed through a substrate region 504, a well region 506, one or more diffusion regions 508, one or more gate regions 510, a dielectric region 512, and to a catch-cup region 514. In some examples, the substrate region 104 is a base material (e.g., semiconducting element) of the semiconductor die 100. In the illustrated example, the substrate region 104 is P-type. The example substrate region 504 acts as ground (e.g., 0 volts or other reference point from which voltage is measured).
[0034] The example well region 506 is embedded within the substrate region 504 during fabrication of the semiconductor die 500. The example well region 506 is formed to extend the length of the example catch-cup region 514. As disclosed herein, the example well region 506 is to prevent shorting from the catch-cup region 514 (connected to power via the TSV 502) to the substrate region 504. In the illustrated example, the well region 506 is N-type. In such examples, when a P-type semiconductor is adjacent an N-type
semiconductor, the P-type semiconductor resists current flow from the N-type semiconductor. However, the N-type semiconductor allows current flow from the P-type semiconductor.
[0035] The one or more diffusion regions 508 are semiconductor material embedded within the example well region 506, opposed to the example substrate region 504 as described in connection to FIGS. 1 and 3. As disclosed above, the one or more diffusion regions 508 may be N-diffusion or P-diffusion. In some examples, the combination of one or more diffusion regions 508 and/or the one or more gate regions 510 creates one or more transistors. One or more logic gates and/or circuits may be implemented based on the formation of one or more transistors to create an IC. As disclosed above, the dielectric region 512 prevents unintended electrical current flow from the catch-cup region 514 to the substrate region 504.
[0036] As disclosed herein, the TSV 502 is formed by etching a path through the substrate region 504, the well region 506, the one or more diffusion regions 508, the one or more gate regions 510, and the dielectric region 512. In some such examples, the catch-cup region 514 is disposed adjacent the dielectric region 512 to prevent further etching of the TSV 502. In some examples, the TSV 502 is surrounded with a dielectric region 516 to prevent unintentional electrical current flow (e.g., shorting) from the TSV 502 to the substrate region 504 (e.g., ground). [0037] In the illustrated example of FIG. 5, the TSV 502 and the catch-cup region 514 are electrically coupled such that the TSV 502 becomes an electrical connection from a first side 518 of the semiconductor die 500 to a second side 520 of the semiconductor die 500. For example, a first set of interconnects 522 disposed on the first side 518 of the
semiconductor die 500 are electrically connected to a second set of interconnects 524 on the second side 520 of the semiconductor die 500 via the TSV 502. Accordingly, the TSV 502 allows current to flow from the first set of interconnects 522 to the second set of
interconnects 524. The example first set of interconnects 522 and the example second set of interconnects 524 allow additional semiconductors to electrically couple with the
semiconductor die 500.
[0038] FIG. 6 is a representation of the semiconductor die 500 of FIG. 5 as a circuit 600. As disclosed herein, the substrate region 504 is represented as ground 602. As discussed in connection with FIG. 5, the P-type substrate region 504 resists current flow from the N-type well region 506. Accordingly, the P-type substrate region 504 and the N-type well region 506 are represented as a diode 604. Further, the dielectric region 512 is represented as a capacitor 606.
[0039] The example catch-cup region 514 is connected to the first set of interconnects 522 through the example TSV 502. In some examples, a maximum voltage of 1.98 volts occurs across the catch-cup region 514, the first set of interconnects 522, and/or the TSV 502. As illustrated in FIG. 6, the example TSV 502, the example catch-cup region 514, and the example first set of interconnects 522 are electrically connected to the example capacitor 606 (e.g., the example dielectric region 512), the diode 604 (e.g., the combination of the example well region 506 and the example substrate region 504), and the ground 402 (e.g., the example substrate region 504).
[0040] In the illustrated example of FIG. 6, the diode 604 is acting in reverse-bias. Reverse-bias occurs when positive polarity voltage is applied to the N-type well region 506. In examples disclosed herein, the TSV 502 operates with positive polarity voltage. In reverse-bias, the diode 604 restricts current flow to ground 602 until the diode breaks down. In some examples, the break-down voltage of the diode 604 is nine volts. In such examples, the diode 604 is unlikely to break down because the voltage of about 1.98 volts across the TSV 502 is far lower than the 9 volt breakdown voltage of the diode 604.
[0041] In examples wherein voltage is applied to the capacitor 606 (e.g., from the example TSV 502, the example catch-cup region 514, or the example first set of
interconnects 522), current across the example capacitor 606 decreases, ideally decreasing to zero (e.g., an open circuit). Thus, the capacitor 606 insulates the example TSV 502, the example catch-cup region 514, and the example first set of interconnects 522 from the diode 604 and the ground 602. However, as disclosed herein, a short may occur and circumvent the capacitor 606, such as described in connection with FIGS. 7 and 8.
[0042] The aforementioned example is illustrative of examples wherein the N-type well region 506 is adjacent an N-type diffusion region 508 (e.g., illustrated as a wire between the capacitor 606 and the diode 604 because the regions are a same type). In examples wherein the N-type well region 506 is adjacent a P-type diffusion region 508, the N-type well region 506 P-type diffusion region 508 junction may be represented as a second diode (e.g., between the capacitor 606 and the diode 604). In such examples, the second diode operates in forward-bias (e.g., positive polarity voltage is applied to the P-type diffusion region 508). Accordingly, the diode 604 may act in reverse-bias and the second diode may act in forward- bias. In such examples, the diode 604 restricts current flow to ground 602.
[0043] FIG. 7 is a schematic illustration of a semiconductor die 700 with a non-ideal through-silicon-via 702 in accordance with the teachings of this disclosure. In the illustrated example of FIG. 7, the TSV 702 is disposed through a substrate region 704, a well region 706, one or more diffusion regions 708, one or more gate regions 710, a dielectric region 712, and to a catch-cup region 714. In some examples, the substrate region 704 is a base material (e.g., semiconducting element) of the semiconductor die 700. In the illustrated example, the substrate region 704 is P-type. The example substrate region 704 acts as ground (e.g., 0 volts or other reference point from which voltage is measured).
[0044] The example well region 706 is embedded within the substrate region 704 during fabrication of the semiconductor die 700. In the illustrated example, the well region 706 is N-type. In such examples, when a P-type semiconductor is adjacent an N-type semiconductor, the P-type semiconductor resists current flow from the N-type semiconductor. However, the N-type semiconductor allows current flow from the P-type semiconductor.
[0045] The one or more diffusion regions 708 are semiconductor material embedded within the example well region 706. As disclosed above, the one or more diffusion regions 708 may be N-diffusion or P-diffusion. In some examples, the combination of one or more diffusion regions 708 and/or the one or more gate regions 710 create one or more transistors. One or more logic gates and/or circuits may be implemented based on the formation of one or more transistors to create an IC. As disclosed above, the dielectric region 712 prevents unintended electrical current flow from the catch-cup region 714 to the substrate region 704. [0046] As disclosed herein, the TSV 702 is formed by etching a path through the substrate region 704, the well region 706, the one or more diffusion regions 708, the one or more gate regions 710, and the dielectric region 712. In some such examples, the catch-cup region 714 is disposed adjacent the dielectric region 712 to prevent further etching of the TSV 702. In some examples, the TSV 702 is filled with a dielectric region 716 prior to filling the TSV 702 with conductive material. The example dielectric region 716 prevents unintentional electrical current flow (e.g., shorting) from the TSV 702 to the substrate region 704 (e.g., ground).
[0047] In the illustrated example of FIG. 7, the TSV 702 and the catch-cup region 714 are electrically coupled such that the TSV 702 becomes an electrical connection from a first side 718 of the semiconductor die 700 to a second side 720 of the semiconductor die 700. For example, a first set of interconnects 722 disposed on the first side 718 of the
semiconductor die 700 are electrically connected to a second set of interconnects 724 on the second side 720 of the semiconductor die 700 via the TSV 702. Accordingly, the TSV 702 allows current to flow from the first set of interconnects 722 to the second set of
interconnects 724. The example first set of interconnects 722 and the example second set of interconnects 724 allow additional semiconductors to electrically couple with the
semiconductor die 700.
[0048] In some examples, as the TSV 702 is etched through the semiconductor die 700, the gate regions 710 are damaged. In such examples, the damage to the gate regions 710 creates one or more paths (e.g., shorts) 726 for current to travel unintentionally. As illustrated in FIG. 7, the one or more paths 726 circumvent the insulation properties of the dielectric region 712 by providing current flow from the catch-cup region 714 through the one or more gate regions 710 to the one or more diffusion regions 708. However, as disclosed herein, the example one or more diffusion regions 708 are embedded within the example well region 706, which is embedded within the substrate region 704. As noted above, the example substrate region 704 resists current flow from the example well region 706. Thus, even where the one or more paths 726 are formed during the etching of the TSV 702, the well region 706 embedded within the substrate region 704 resists current flow to the substrate region 704. Such resistivity prevents current leakage and ensures that the TSV 702 does not fail.
[0049] FIG. 8 is a representation of the semiconductor 700 of FIG. 7 as a circuit 800. As disclosed herein, the substrate region 704 is represented as ground 802. As discussed in connection with FIG. 7, the P-type substrate region 704 resists current flow from the N-type well region 706. Accordingly, the P-type substrate region 704 and the N-type well region 706 are represented as a diode 804. Further, the dielectric region 712 is represented as a capacitor 806.
[0050] The example catch-cup region 714 is connected to the first set of interconnects 722 through the example TSV 702. As illustrated in FIG. 8, the example TSV 702, the example catch-cup region 714, and the example first set of interconnects 722 are electrically connected to the example capacitor 806 (e.g., the example dielectric region 712), the diode 804 (e.g., the combination of the example well region 706 and the example substrate region 704), and the ground 802 (e.g., the example substrate region 704).
[0051] In the illustrated example of FIG. 8, the diode 804 is acting in reverse-bias. Reverse-bias occurs when positive polarity voltage is applied to the N-type well region 706. In reverse-bias, the diode 804 restricts current flow to ground 802 until the diode breaks down. In examples wherein voltage (e.g., from the example TSV 702, the example catch-cup region 714, or the example first set of interconnects 722) is applied to the capacitor 806, current across the example capacitor 806 approaches zero (e.g., an open circuit). Thus, the example capacitor 806 should insulate the example TSV 702, the example catch-cup region 714, and the example first set of interconnects 722 from the ground 802. However, when portions of the semiconductor die 700 are damaged as described in connection with FIG. 7, the one or more paths 726 created by the damage is representative of a short 808 (FIG. 8) circumventing the capacitor 806. Thus, the diode 804 provides an additional layer of protection by restricting further current flow directly from the example TSV 702, the example catch-cup region 714, and the example first set of interconnects 722 to the ground 802.
[0052] FIG. 9 is a flowchart representation of an example process 900 for
manufacturing the semiconductor die of FIG. 5 (and FIG. 7). The example process begins at block 902. At block 902, the example substrate region 504 (e.g., P-type substrate or P- Substrate) is formed. At block 904, the example well region 506 (e.g., N-type well or N- well) is embedded into the example substrate region 504. Any number of fabrication techniques may be used to embed the example well region 506 into the example substrate region 504.
[0053] In some examples, the well region 506 is to extend the length of the catch-cup region 514. Therefore, if the example embedded well region 506 is not sufficient to cover the catch-cup region 514 (block 906: NO), the example well region 506 is continually embedded into the example substrate region 504 (block 904). If the example embedded well region 506 is sufficient to cover the catch-cup region 514 (block 906: YES), the example one or more diffusion regions 508 are embedded into the example well region 506 (block 908).
[0054] At block 910, the example dielectric region 512 is formed over the example well region 506 and the example substrate region 504 to prevent shorting from the catch-cup region 512 to the substrate region 504 (block 910). In some examples, the one or more gate regions 510 are formed within the dielectric region 512 (block 912). In some examples, the example catch-cup region 514 is positioned on the example substrate region 504 over the example well region 506. In some examples, the catch-cup region 514 is spaced from the substrate region 504 and the well region 506 by the dielectric region 512.
[0055] At block 914, the example TSV 502 is etched through the substrate region 504 to the catch-cup region 514 (and every region in-between). In some examples, the dielectric region 516 is formed within the TSV 502 to prevent shorting from the TSV 502 to the substrate region 504 (block 916). At block 918, the example TSV 502 is filled with conductive material to electrically couple the catch-cup region 514 on the second side 520 of the semiconductor die 500 to the one or more interconnects 522 on the first side 518 of the semiconductor die 500. Thus, the example TSV 502 is an electric connection between the first side 518 of the semiconductor die 500 and the second side 520 of the semiconductor die 500.
[0056] While the above example is described with reference to FIG. 5, the example process 900 may be similarly described with reference to FIG. 7. Although the example process 900 is described with reference to the flowchart illustrated in FIG. 9, many other methods of manufacture the example semiconductor die 500 and/or the example
semiconductor die 700 may alternatively be used. In some examples, the process 900 may be implemented via machine readable instructions comprising a program for execution by a processor such as the processor 1012 shown in the example processor platform 1000 discussed below in connection with FIG. 10. The example processor platform 1000 may be in one or more fabrication machines used in semiconductor fabrication as described herein. The program may be embodied in software stored on a tangible computer readable storage medium such as a CD-ROM, a floppy disk, a hard drive, a digital versatile disk (DVD), a Blu-ray disk, or a memory associated with the processor 1012, but the entire program and/or parts thereof could alternatively be executed by a device other than the processor 1012 and/or embodied in firmware or dedicated hardware. Further, although the example program is described with reference to the flowchart illustrated in FIG. 9, many other methods of manufacturing the example semiconductor die 500 (or semiconductor die 700) may alternatively be used. For example, the order of execution of the blocks may be changed, and/or some of the blocks described may be changed, eliminated, or combined.
[0057] As mentioned above, the example process of FIG. 9 may be implemented using coded instructions (e.g., computer and/or machine readable instructions) stored on a tangible computer readable storage medium such as a hard disk drive, a flash memory, a read-only memory (ROM), a compact disk (CD), a digital versatile disk (DVD), a cache, a random-access memory (RAM) and/or any other storage device or storage disk in which information is stored for any duration (e.g., for extended time periods, permanently, for brief instances, for temporarily buffering, and/or for caching of the information). As used herein, the term tangible computer readable storage medium is expressly defined to include any type of computer readable storage device and/or storage disk and to exclude propagating signals and transmission media. As used herein, "tangible computer readable storage medium" and "tangible machine readable storage medium" are used interchangeably. Additionally or alternatively, the example process of FIG. 9 may be implemented using coded instructions (e.g., computer and/or machine readable instructions) stored on a non-transitory computer and/or machine readable medium such as a hard disk drive, a flash memory, a read-only memory, a compact disk, a digital versatile disk, a cache, a random-access memory and/or any other storage device or storage disk in which information is stored for any duration (e.g., for extended time periods, permanently, for brief instances, for temporarily buffering, and/or for caching of the information). As used herein, the term non-transitory computer readable medium is expressly defined to include any type of computer readable storage device and/or storage disk and to exclude propagating signals and transmission media. As used herein, when the phrase "at least" is used as the transition term in a preamble of a claim, it is open- ended in the same manner as the term "comprising" is open ended. Comprising and all other variants of "comprise" are expressly defined to be open-ended terms. Including and all other variants of "include" are also defined to be open-ended terms. In contrast, the term consisting and/or other forms of consist are defined to be close-ended terms.
[0058] The processor platform 1000 of the illustrated example includes a processor 1012. The processor 1012 of the illustrated example is hardware. For example, the processor 1012 can be implemented by one or more integrated circuits, logic circuits, microprocessors or controllers from any desired family or manufacturer.
[0059] The processor 1012 of the illustrated example includes a local memory 1013 (e.g., a cache). The processor 1012 of the illustrated example is in communication with a main memory including a volatile memory 1014 and a non-volatile memory 1016 via a bus 1018. The volatile memory 1014 may be implemented by Synchronous Dynamic Random Access Memory (SDRAM), Dynamic Random Access Memory (DRAM), RAMBUS Dynamic Random Access Memory (RDRAM) and/or any other type of random access memory device. The non -volatile memory 1016 may be implemented by flash memory and/or any other desired type of memory device. Access to the main memory 1014, 1016 is controlled by a memory controller.
[0060] The processor platform 1000 of the illustrated example also includes an interface circuit 1020. The interface circuit 1020 may be implemented by any type of interface standard, such as an Ethernet interface, a universal serial bus (USB), and/or a PCI express interface.
[0061] In the illustrated example, one or more input devices 1022 are connected to the interface circuit 1020. The input device(s) 1022 permit(s) a user to enter data and commands into the processor 1012. The input device(s) can be implemented by, for example, a keyboard, a button, a mouse, a touchscreen, a track-pad, a trackball, isopoint and/or a voice recognition system.
[0062] One or more output devices 1024 are also connected to the interface circuit 1020 of the illustrated example. The output devices 1024 can be implemented, for example, by display devices (e.g., a light emitting diode (LED), an organic light emitting diode (OLED), a liquid crystal display, a cathode ray tube display (CRT), a touchscreen, a tactile output device, a light emitting diode (LED), a printer and/or speakers). The interface circuit 1020 of the illustrated example, thus, typically includes a graphics driver card, a graphics driver chip or a graphics driver processor.
[0063] The interface circuit 1020 of the illustrated example also includes a communication device such as a transmitter, a receiver, a transceiver, a modem and/or network interface card to facilitate exchange of data with external machines (e.g., computing devices of any kind) via a network 1026 (e.g., an Ethernet connection, a digital subscriber line (DSL), a telephone line, coaxial cable, a cellular telephone system, etc.).
[0064] The processor platform 1000 of the illustrated example also includes one or more mass storage devices 1028 for storing software and/or data. Examples of such mass storage devices 1028 include floppy disk drives, hard drive disks, compact disk drives, Blu- ray disk drives, RAID systems, and digital versatile disk (DVD) drives.
[0065] The coded instructions 1032 of FIG. 9 may be stored in the mass storage device 1028, in the volatile memory 1014, in the non-volatile memory 1016, and/or on a removable tangible computer readable storage medium such as a CD or DVD. [0066] From the foregoing, it will be appreciated that the above disclosed methods, apparatus and articles of manufacture prevent through-silicon-via to substrate shorting by embedding a well region of a first type within a substrate region of a second type. Further, diffusion regions are embedded within the well region such that shorting through the diffusion regions are resisted by the well-substrate junction. Accordingly, current flowing through the TSV to the catch-cup region has less current leakage to substrate due to potential damage to gate regions during etching of the TSV.
[0067] Example methods, apparatus, and articles of manufacture as disclosed herein. Example 1 is an apparatus to prevent through-silicon-via shorting, which includes a substrate region having a first type. Example 1 further includes a well region having a second type different from the first type embedded within the substrate region. Example 1 includes a catch-cup region positioned adjacent to the well region. Example 1 also includes a through- silicon-via disposed through the substrate region, the well region, and ending at the catch-cup region.
[0068] Example 2 includes the subject matter of example 1, and further includes a first dielectric region positioned between the substrate region and the catch-cup region, and a second dielectric region surrounding the through-silicon-via.
[0069] Example 3 includes the subject matter of example 1 or example 2, wherein contact between the catch-cup region and the through-silicon-via provides an electrical connection towards the substrate region.
[0070] Example 4 includes the subject matter of example 3, wherein when current from the electrical connection shorts across the dielectric region, the well region is to prevent the current from flowing to the substrate region.
[0071] Example 5 includes the subject matter of any of examples 1, 2, 3, or 4, wherein the through-silicon-via is to operate with a positive polarity voltage.
[0072] Example 6 includes the subject matter of any of examples 1, 2, 3, 4, or 5, wherein the first type is a p-type semiconductor and the second type is an n-type
semiconductor.
[0073] Example 7 includes the subject matter of any of examples 2, 3, 4, 5, or 6, and further includes a diffusion region embedded within the well region and adjacent the first dielectric region.
[0074] Example 8 includes the subject matter of example 7, and further includes a gate region embedded within the first dielectric region and adjacent the diffusion region. [0075] Example 9 is a method to prevent through-silicon-via shorting, which includes forming a substrate region having a first type. Example 9 further includes embedding a well region having a second type different from the first type embedded within the substrate region. Example 9 also includes positioning a catch-cup region adjacent the well region. Example 9 includes etching a through-silicon-via from the substrate region to the catch-cup region.
[0076] Example 10 includes the subject matter of example 9, and further includes forming a first dielectric region on the substrate region adjacent the well region prior to positioning the catch-cup region, and forming a second dielectric region surrounding the through-silicon-via.
[0077] Example 11 includes the subject matter of example 9 or example 10, wherein the etching of the through-silicon-via is performed last.
[0078] Example 12 includes the subject matter of any of example 9, 10, or 11, and further includes applying a positive polarity voltage to the through-silicon-via.
[0079] Example 13 includes the subject matter of any of examples 9, 10, 11, or 12, and further includes embedding a diffusion region within the well region.
[0080] Example 14 includes the subject matter of example 13, and further includes forming a gate region within the first dielectric region, the gate region adjacent the diffusion region.
[0081] Example 15 is an apparatus to prevent through-silicon-via shorting, which includes a well-substrate junction including a n-type well region embedded within a p-type substrate region. Example 15 also includes a catch-cup region spaced from the n-type well region by a dielectric region, wherein the well-substrate junction is to resist shorting across the dielectric region caused by a through-silicon-via contacting the catch-cup region.
[0082] Example 16 includes the subject matter of example 15, wherein the through- silicon-via is to operate with a positive polarity voltage.
[0083] Example 17 includes the subject matter of example 15 or example 16, wherein the well-substrate junction has a reverse bias breakdown voltage of nine volts.
[0084] Example 18 includes the subject matter of any of examples 15, 16, or 17, wherein the well region includes an embedded diffusion region.
[0085] Example 19 includes the subject matter of 18, wherein the shorting across the dielectric region is to occur due to current flow from the through-silicon-via to the catch-cup region and across the dielectric region to the embedded diffusion region. [0086] Example 20 includes the subject matter of 19, wherein the well-substrate junction is to resist current flow from the diffusion region to the substrate region.
[0087] Example 21 is an apparatus to prevent electrical shorting, which includes means for conducting electricity through a substrate region, the means for conducting electricity through the substrate region being etched through the substrate region. Example 21 also includes means for stopping etching of the means for conducting electricity through the substrate region. Example 21 further includes means for resisting electrical shorting from the means for stopping etching to the substrate region.
[0088] Example 22 includes the subject matter of example 21, and further includes means for spacing the substrate region from the means for stopping etching of the means for conducting electricity through a substrate region.
[0089] Example 23 includes the subject matter of example 21 or example 22, and further includes means for implementing circuit logic disposed between the means for resisting electrical shorting and the means for spacing.
[0090] Example 24 includes the subject matter of any of examples 21, 22, or 23, wherein the means for resisting electrical shorting is first means for resisting electrical shorting, and further includes second means for resisting electrical shorting from the means for conducting electricity to the substrate region.
[0091] Example 25 is an apparatus to prevent through-silicon-via shorting, and includes means for performing the methods of examples 9-14.
[0092] Example 26 is at least one tangible computer readable storage medium including instructions that, when executed cause a machine to at least form a substrate region having a first type. Example 26 further includes instructions to embed a well region having a second type different from the first type embedded within the substrate region. Example 26 includes instructions to position a catch-cup region adjacent the well region. Example 26 also includes instructions to etch a through-silicon-via from the substrate region to the catch- cup region.
[0093] Example 27 includes the subject matter of example 26, and further includes instructions that, when executed, cause the machine to form a first dielectric region on the substrate region adjacent the well region prior to positioning the catch-cup region, and form a second dielectric region surrounding the through-silicon-via.
[0094] Example 28 includes the subject matter of example 26 or example 27, wherein the etching of the through-silicon-via is performed last. [0095] Example 29 includes the subject matter of any of examples 26, 27, or 28, and further includes instructions that, when executed, cause the machine to embed a diffusion region within the well region.
[0096] Example 30 includes the subject matter of any of 26, 27, 28 or 29, and further includes instructions that, when executed, cause the machine to form a gate region within the first dielectric region, the gate region adjacent the diffusion region.
[0097] Although certain example methods, apparatus and articles of manufacture have been disclosed herein, the scope of coverage of this patent is not limited thereto. On the contrary, this patent covers all methods, apparatus and articles of manufacture fairly falling within the scope of the claims of this patent.

Claims

What Is Claimed Is:
1. An apparatus to prevent through-silicon-via shorting, comprising:
a substrate region having a first type;
a well region having a second type different from the first type embedded within the substrate region;
a catch-cup region positioned adjacent to the well region; and
a through-silicon-via disposed through the substrate region, the well region, and ending at the catch-cup region.
2. An apparatus as defined in claim 1, further including:
a first dielectric region positioned between the substrate region and the catch-cup region; and
a second dielectric region surrounding the through-silicon-via.
3. An apparatus as defined in claim 1 or claim 2, wherein contact between the catch-cup region and the through-silicon-via provides an electrical connection towards the substrate region.
4. An apparatus as defined in claim 3, wherein when current from the electrical connection shorts across the dielectric region, the well region is to prevent the current from flowing to the substrate region.
5. An apparatus as defined in any of claims 1, 2, 3, or 4, wherein the through-silicon-via is to operate with a positive polarity voltage.
6. An apparatus as defined in any of claims 1, 2, 3, 4, or 5, wherein the first type is a p- type semiconductor and the second type is an n-type semiconductor.
7. An apparatus as defined in any of claims 2, 3, 4, 5, or 6, further including a diffusion region embedded within the well region and adjacent the first dielectric region.
8. An apparatus as defined in claim 7, further including a gate region embedded within the first dielectric region and adjacent the diffusion region.
A method to prevent through-silicon-via shorting, compri forming a substrate region having a first type;
embedding a well region having a second type different from the first type embedded within the substrate region;
positioning a catch-cup region adjacent the well region; and
etching a through-silicon-via from the substrate region to the catch-cup region.
10. A method as defined in claim 9, further including:
forming a first dielectric region on the substrate region adjacent the well region prior to positioning the catch-cup region; and
forming a second dielectric region surrounding the through-silicon-via.
11. A method as defined in claim 9 or claim 10, wherein the etching of the through- silicon-via is performed last.
12. A method as defined in any of claims 9, 10, or 11 further including applying a positive polarity voltage to the through-silicon-via.
13. A method as defined in any of claims 9, 10, 11, or 12, further including embedding a diffusion region within the well region.
14. A method as defined in claim 13, further including forming a gate region within the first dielectric region, the gate region adjacent the diffusion region.
15. An apparatus to prevent through-silicon-via shorting, comprising:
a well-substrate junction including a n-type well region embedded within a p-type substrate region; and
a catch-cup region spaced from the n-type well region by a dielectric region;
wherein the well-substrate junction is to resist shorting across the dielectric region caused by a through-silicon-via contacting the catch-cup region.
16. An apparatus as defined in claim 15, wherein the through-silicon-via is to operate with a positive polarity voltage.
17. An apparatus as defined in claim 15 or claim 16, wherein the well-substrate junction has a reverse bias breakdown voltage of nine volts.
18. An apparatus as defined in any of claims 15, 16, or 17, wherein the well region includes an embedded diffusion region.
19. An apparatus as defined in claim 18, wherein the shorting across the dielectric region is to occur due to current flow from the through-silicon-via to the catch-cup region and across the dielectric region to the embedded diffusion region.
20. An apparatus as defined in claim 19, wherein the well-substrate junction is to resist current flow from the diffusion region to the substrate region.
21. An apparatus to prevent electrical shorting, comprising:
means for conducting electricity through a substrate region, the means for conducting electricity through the substrate region being etched through the substrate region;
means for stopping etching of the means for conducting electricity through the substrate region; and
means for resisting electrical shorting from the means for stopping etching to the substrate region.
22. An apparatus as define in claim 21, further including means for spacing the substrate region from the means for stopping etching of the means for conducting electricity through a substrate region.
23. An apparatus as defined in claim 21 or claim 22, further including means for implementing circuit logic disposed between the means for resisting electrical shorting and the means for spacing.
24. An apparatus as defined in any of claims 21, 22, or 23, wherein the means for resisting electrical shorting is first means for resisting electrical shorting, further including second means for resisting electrical shorting from the means for conducting electricity to the substrate region.
25. An apparatus to prevent through-silicon-via shorting, comprising means for performing the methods of claims 9-14.
26. At least one tangible computer readable storage medium comprising instructions that, when executed cause a machine to at least:
form a substrate region having a first type;
embed a well region having a second type different from the first type embedded within the substrate region;
position a catch-cup region adjacent the well region; and
etch a through-silicon-via from the substrate region to the catch-cup region.
27. At least one tangible computer readable storage medium as defined in claim 26, further including instructions that, when executed, cause the machine to:
form a first dielectric region on the substrate region adjacent the well region prior to positioning the catch-cup region; and
form a second dielectric region surrounding the through-silicon-via.
28. At least one tangible computer readable storage medium as defined in claim 26 or claim 27, wherein the etching of the through-silicon-via is performed last.
29. At least one tangible computer readable storage medium as defined in any of claims 26, 27, or 28, further including instructions that, when executed, cause the machine to embed a diffusion region within the well region.
30. At least one tangible computer readable storage medium as defined in any of claims 26, 27, 28 or 29, further including instructions that, when executed, cause the machine to form a gate region within the first dielectric region, the gate region adjacent the diffusion region.
PCT/US2016/040729 2016-07-01 2016-07-01 Methods and apparatus to prevent through-silicon-via shorting WO2018004662A1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/US2016/040729 WO2018004662A1 (en) 2016-07-01 2016-07-01 Methods and apparatus to prevent through-silicon-via shorting

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2016/040729 WO2018004662A1 (en) 2016-07-01 2016-07-01 Methods and apparatus to prevent through-silicon-via shorting

Publications (1)

Publication Number Publication Date
WO2018004662A1 true WO2018004662A1 (en) 2018-01-04

Family

ID=60786494

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/US2016/040729 WO2018004662A1 (en) 2016-07-01 2016-07-01 Methods and apparatus to prevent through-silicon-via shorting

Country Status (1)

Country Link
WO (1) WO2018004662A1 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020151134A1 (en) * 1999-07-22 2002-10-17 Mitsubishi Denki Kabushiki Kaisha Semiconductor device manufacturing method and semiconductor device
US20100213505A1 (en) * 2009-02-26 2010-08-26 Infineon Technologies Austria Ag Semiconductor device and method for producing a semiconductor device
US20130099312A1 (en) * 2011-10-24 2013-04-25 Thuy B. Dao Semiconductor structure having a through substrate via (tsv) and method for forming
US20140175651A1 (en) * 2012-12-21 2014-06-26 Christopher M. Pelto Landing structure for through-silicon via
US20140183689A1 (en) * 2012-12-28 2014-07-03 SK Hynix Inc. Anti-fuse array of semiconductor device and method for forming the same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020151134A1 (en) * 1999-07-22 2002-10-17 Mitsubishi Denki Kabushiki Kaisha Semiconductor device manufacturing method and semiconductor device
US20100213505A1 (en) * 2009-02-26 2010-08-26 Infineon Technologies Austria Ag Semiconductor device and method for producing a semiconductor device
US20130099312A1 (en) * 2011-10-24 2013-04-25 Thuy B. Dao Semiconductor structure having a through substrate via (tsv) and method for forming
US20140175651A1 (en) * 2012-12-21 2014-06-26 Christopher M. Pelto Landing structure for through-silicon via
US20140183689A1 (en) * 2012-12-28 2014-07-03 SK Hynix Inc. Anti-fuse array of semiconductor device and method for forming the same

Similar Documents

Publication Publication Date Title
US9117677B2 (en) Semiconductor integrated circuit having a resistor and method of forming the same
TWI488226B (en) Method of forming a semiconductor device by using sacrificial gate electrodes and sacrificial self-aligned contact structures
TWI706443B (en) Methods of forming a through-substrate-via (tsv) and a metallization layer after formation of a semiconductor device
US8304906B2 (en) Partial air gap formation for providing interconnect isolation in integrated circuits
US20150270176A1 (en) Methods of forming reduced resistance local interconnect structures and the resulting devices
US9559002B2 (en) Methods of fabricating semiconductor devices with blocking layer patterns
JP6415686B2 (en) MOS type antifuse whose breakdown is accelerated by voids
KR20210118136A (en) Alternative buried power rail to rear power path
JP2015079960A (en) Integrated circuit element and method for manufacturing the same
KR20150090666A (en) Dual work function bruied gate type transistor, method for manufacturing the same and electronic device having the same
US10236294B2 (en) Method of manufacturing a semiconductor device
US10580968B1 (en) Integrated circuit with memory cells having reliable interconnection
US9224640B2 (en) Method to improve fine Cu line reliability in an integrated circuit device
US8643196B2 (en) Structure and method for bump to landing trace ratio
TW201626461A (en) Self-aligned via process flow
TWI743406B (en) Method for manufacturing three-dimensional memory structure, three-dimensional memory structure, three-dimensional memory device and electronic apparatus
EP3729495A1 (en) Interconnect structures for integrated circuits
US9391271B1 (en) Resistive random access memory and manufacturing method thereof
KR20090108452A (en) Method of fabricating a semiconductor device
WO2018004662A1 (en) Methods and apparatus to prevent through-silicon-via shorting
KR101095722B1 (en) Method for Manufacturing Semiconductor Device
US8993439B2 (en) Method of manufacturing a semiconductor device
US9034753B2 (en) Method of forming conductive contacts on a semiconductor device with embedded memory and the resulting device
US9070740B2 (en) Memory unit, memory unit array and method of manufacturing the same
CN103367148B (en) Transistor and manufacture method thereof

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16907612

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16907612

Country of ref document: EP

Kind code of ref document: A1