WO2017198108A1 - Procédé et dispositif de traitement de messages fragmentés - Google Patents

Procédé et dispositif de traitement de messages fragmentés Download PDF

Info

Publication number
WO2017198108A1
WO2017198108A1 PCT/CN2017/084011 CN2017084011W WO2017198108A1 WO 2017198108 A1 WO2017198108 A1 WO 2017198108A1 CN 2017084011 W CN2017084011 W CN 2017084011W WO 2017198108 A1 WO2017198108 A1 WO 2017198108A1
Authority
WO
WIPO (PCT)
Prior art keywords
packet
message
received
fragmentation
sent
Prior art date
Application number
PCT/CN2017/084011
Other languages
English (en)
Chinese (zh)
Inventor
陈敏
刘友志
王�锋
汤俊
赵佳博
Original Assignee
中兴通讯股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 中兴通讯股份有限公司 filed Critical 中兴通讯股份有限公司
Publication of WO2017198108A1 publication Critical patent/WO2017198108A1/fr

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9057—Arrangements for supporting packet reassembly or resequencing

Definitions

  • the present application relates to, but is not limited to, the field of communications, for example, to a method and apparatus for processing fragmented messages.
  • the entire network may include many devices. Each device can only know the MTU (Maximum Transmission Unit) value of the device and cannot obtain the MTU value of other devices on the path.
  • the size IPV6 (Internet Protocol Version 6, the sixth version of the Internet Protocol) has PMTU (Path MTU), but must also support fragmentation by minimum MTU), then the router needs to have fragmentation function; in the multi-core service board ( GSU)
  • GSU multi-core service board
  • the multi-core service board is generally a multi-core processor, although the packets arrive at each CPU (central processing unit) in sequence, the processing speed of each CPU cannot be guaranteed to be the same, so the first-come message cannot be guaranteed. It is processed first, so that the fragmented message will be out of order. In this way, when the message arrives at the reorganization device, it will also be out of order.
  • the embodiments of the present disclosure provide a method and an apparatus for processing a fragmented message to overcome the problem that the multi-core service board fragmentation causes the packet to be out of order.
  • the embodiment of the present disclosure provides a method for processing a fragmented packet, which is applicable to a multi-core service processing system, and includes:
  • the fragmenting the received packet includes: when the received packet is greater than a value of a pre-configured maximum transmission unit, fragmenting the received packet;
  • Determining whether the packet before the received packet has been sent before the sending of the received packet includes: sending the last packet after the fragmentation, determining the row Whether the message before the received message has been sent.
  • the received packet when the received packet is equal to the value of the pre-configured maximum transmission unit, the received packet may also be fragmented;
  • the method before the fragmentation of the received packet, the method further includes: receiving a packet, and when determining that the received packet is greater than a value of a pre-configured maximum transmission unit, giving the received packet The message is tagged with a serial number;
  • the method further includes: copying the serial number to the last packet;
  • the method further includes: stripping the serial number.
  • the method before the fragmentation of the received packet, the method further includes:
  • the received message is marked with a slice indicating that the multi-core processor performs fragmentation.
  • the fragmenting the received packet includes:
  • Each CPU is polled, and the received message is sent to the idle CPU for fragmentation processing in the order of the serial number.
  • An embodiment of the present disclosure provides an apparatus for processing a fragmented message, including:
  • a fragmentation module configured to slice the received message
  • the sending module is configured to determine whether the packet before the received packet has been sent before the received packet is sent, and if the packet is not sent, the last packet is buffered. If the message is sent, the last piece of the message is sent.
  • the fragmentation module is configured to slice the received packet when the received packet is greater than a value of the pre-configured maximum transmission unit;
  • the sending module is configured to: when sending the last packet after the fragmentation, determine whether the packet before the received packet has been sent.
  • the fragmentation module may also slice the received packet when the received packet is equal to the value of the pre-configured maximum transmission unit.
  • the sending module may also determine whether the message before the received message has been sent when the last two pieces or the last three pieces of the message are sent.
  • the device further includes:
  • the receiving module is configured to receive the message, and when it is determined that the received message is greater than the value of the pre-configured maximum transmission unit, the received message is serialized and output to the fragmentation module. ;
  • the fragmentation module after the fragmentation of the received packet, is further configured to: copy the serial number to the last piece of the message;
  • the sending module is further configured to: strip the serial number before sending the last piece of the message.
  • the receiving module before outputting the received message to the fragmentation module, is further configured to: mark the received message with a slice indicating that the multi-core processor performs fragmentation. mark.
  • the fragmentation module is configured to: when the fragmented packet is fragmented, be configured to: poll the CPUs, and send the received packet to the idle CPU in the sequence of the serial number. Perform fragmentation processing.
  • Embodiments of the present disclosure also provide a non-transitory computer readable storage medium storing computer executable instructions arranged to perform the above method.
  • An embodiment of the present disclosure further provides an electronic device, including:
  • At least one processor At least one processor
  • the memory stores instructions executable by the at least one processor, the instructions being executed by the at least one processor to cause the at least one processor to perform the method described above.
  • the embodiments of the present disclosure provide a method and an apparatus for processing a fragmented message, which can overcome the problem that the multi-core service board fragmentation in the related art may cause out-of-order.
  • the line card is used to serialize the message before the packet is sent to the multi-core service board, and the order of the last piece of the packet is controlled by the sequence number to ensure the timing of the entire message.
  • FIG. 1 is a flowchart of a method for processing a fragmented message according to an embodiment of the present disclosure
  • FIG. 2 is a schematic diagram of an apparatus for processing a fragmented message according to an embodiment of the present disclosure
  • FIG. 3 is a basic architectural diagram of an operation principle of an embodiment of the present disclosure.
  • FIG. 5 is a schematic structural diagram of an electronic device according to an embodiment of the present disclosure.
  • a method for processing a fragmented packet includes the following steps:
  • Step 11 When the received packet is greater than the value of the pre-configured maximum transmission unit, the packet is fragmented
  • Step 12 When sending the last packet after the fragmentation, it is determined whether the packet before the packet has been sent. If not, the last packet is buffered. If the packet is sent, the packet is sent. The last piece of the message.
  • FIG. 2 is a schematic diagram of an apparatus for processing a fragmented packet according to an embodiment of the present disclosure. As shown in FIG. 2, the apparatus of this embodiment includes:
  • the fragmentation module when the received packet is larger than the value of the pre-configured maximum transmission unit, the fragment is fragmented;
  • the sending module is configured to: when the last packet after the fragment is sent, determine whether the packet before the packet has been sent, and if not, cache the last packet, if sent, send The last piece of the message.
  • the apparatus of this embodiment may further include:
  • a receiving module configured to receive the packet, when determining that the packet is greater than a pre-configured maximum transmission When the value of the unit is input, the message is marked with a serial number and output to the fragmentation module;
  • the fragmentation module after the fragmentation is performed, is further configured to: copy the serial number to the last piece of the message;
  • the sending module is further configured to: strip the serial number before sending the last piece of the message.
  • the receiving module before outputting the packet to the fragmentation module, is further configured to: mark the packet with a fragmentation flag indicating that the multi-core processor performs fragmentation.
  • the fragmentation module, the fragmenting the packet includes: polling each central processing unit CPU, and sending the packet to an idle CPU for fragmentation processing in the order of the serial number.
  • FIG. 3 is a basic structural diagram of packet fragmentation of a multi-core service board according to an embodiment of the present disclosure.
  • the hardware module part of this embodiment includes: a main control board of the device, a multi-core processing board, and a line card.
  • the R-CPU is the CPU on the main control board MPU
  • the L-CPU is the CPU on the line card.
  • the main control board needs OAM to perform command configuration for sending packets that need to be fragmented to the multi-core processing board.
  • FIG. 4 is a flowchart of processing a fragmented packet according to an embodiment of the present disclosure. The embodiment includes the following steps:
  • Step 100 telnet (remote login) to the device OAM (Operation Administration Management) (command configuration) interface to configure the MTU (Maximum Transmission Unit) value of the interface;
  • the MPU sends the value of the MTU of the interface to the FTM (Forwarding Table Manage) of the line card.
  • the FTM obtains the interface MTU, Np (Network Processor, Network Processor).
  • the network processor on the PFU reads the configuration value A from the FTM, which acquires the interface MTU.
  • the FTM obtains the fragmentation label to be sent to the multi-core service board.
  • the Np obtains the fragmentation label to be sent to the multi-core service board.
  • Step 101 Np determines whether the size B of the received message is greater than the interface MTU value A, if not greater, then directly sent, if greater, then proceeds to step 102;
  • the Np judges that when the size B of the received message is greater than the interface MTU value A, the packet is marked with a fragmentation flag indicating that the multi-core processor performs fragmentation, and then proceeds to step 102.
  • Step 102 The Np sends the packet to the multi-core service board for processing by using the serial number.
  • the PFU Packet Forwarding Unit
  • the PFU is the card that comes in the packet, and the interface card is used to send the serial number to the packet.
  • the packet is sent to the multi-core service board. It is not the board that the message comes in. After the message comes in, it is sent to the multi-core service board for processing).
  • Step 103 The multi-core service processing board polls the CPU, and sends the first-mentioned packet to the idle CPU for processing;
  • the multi-core service version polls each CPU to determine whether there is an idle CPU. If there is an idle CPU, the packet with the serial number will be sent to the idle CPU for processing. If all CPUs are busy, then Wait for a waiting period to continue polling;
  • Step 105 The multi-core service board sends the fragmented packet to the Np.
  • Step 106 The packet received by the Np determines the mf value, for example, if the mf value is equal to 1, the process proceeds to step 107;
  • Embodiments of the present disclosure also provide a non-transitory computer readable storage medium storing computer executable instructions arranged to perform the method of any of the above embodiments.
  • the embodiment of the present disclosure further provides a schematic structural diagram of an electronic device.
  • the electronic device includes:
  • At least one processor 50 which is exemplified by a processor 50 in FIG. 5; and a memory 51, may further include a communication interface 52 and a bus 53.
  • the processor 50, the communication interface 52, and the memory 51 can complete communication with each other through the bus 53.
  • Communication interface 52 can be used for information transmission.
  • Processor 50 can invoke logic instructions in memory 51 to perform the methods of the above-described embodiments.
  • logic instructions in the memory 51 described above can be implemented in the form of software functional units and When sold or used as a stand-alone product, it can be stored on a computer readable storage medium.
  • the memory 51 is used as a computer readable storage medium for storing software programs, computer executable programs, and program instructions/modules corresponding to the methods in the embodiments of the present disclosure.
  • the processor 50 executes the function application and the data processing by executing the software program, the instruction and the module stored in the memory 51, that is, the method for processing the fragmented message in the above method embodiment.
  • the memory 51 may include a storage program area and an storage data area, wherein the storage program area may store an operating system, an application required for at least one function; the storage data area may store data created according to use of the terminal device, and the like. Further, the memory 51 may include a high speed random access memory, and may also include a nonvolatile memory.
  • the technical solution of the embodiments of the present disclosure may be embodied in the form of a software product stored in a storage medium, including one or more instructions for causing a computer device (which may be a personal computer, a server, or a network) The device or the like) performs all or part of the steps of the method described in the embodiments of the present disclosure.
  • the foregoing storage medium may be a non-transitory storage medium, including: a USB flash drive, a mobile hard disk, a read-only memory (ROM), a random access memory (RAM), a magnetic disk or an optical disk, and the like.
  • the method described in the embodiment of the present disclosure has made great progress.
  • the method and device for processing fragmented packets provided by the embodiments of the present disclosure can overcome the problem that the multi-core service board fragmentation in the related art may cause out-of-order.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

L'invention porte sur un procédé de traitement de messages fragmentaires, applicable à un système de traitement de service à cœurs multiples, comprenant : la fragmentation d'un message reçu ; et avant l'envoi complet du message fragmenté reçu, la détermination du fait que le message antérieur au message reçu a été envoyé, et s'il n'a pas été envoyé, la mise en mémoire tampon du dernier fragment du message et, s'il a été envoyé, l'envoi du dernier fragment du message. Le schéma peut surmonter le problème existant dans la technique apparentée selon lequel les fragments sur la carte de service à cœurs multiples deviennent désordonnés.
PCT/CN2017/084011 2016-05-19 2017-05-11 Procédé et dispositif de traitement de messages fragmentés WO2017198108A1 (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201610338231.2 2016-05-19
CN201610338231.2A CN107404446A (zh) 2016-05-19 2016-05-19 一种处理分片报文的方法及装置

Publications (1)

Publication Number Publication Date
WO2017198108A1 true WO2017198108A1 (fr) 2017-11-23

Family

ID=60324838

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2017/084011 WO2017198108A1 (fr) 2016-05-19 2017-05-11 Procédé et dispositif de traitement de messages fragmentés

Country Status (2)

Country Link
CN (1) CN107404446A (fr)
WO (1) WO2017198108A1 (fr)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109672629A (zh) * 2018-12-04 2019-04-23 迈普通信技术股份有限公司 一种报文发送方法及通信设备
CN113542131A (zh) * 2021-05-25 2021-10-22 新华三信息安全技术有限公司 一种报文转发方法及装置
CN113595932A (zh) * 2021-08-06 2021-11-02 上海金仕达软件科技有限公司 数据乱序报文的处理方法及专用集成电路
CN114731334A (zh) * 2020-02-14 2022-07-08 华为技术有限公司 报文保序方法和装置

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107888710A (zh) * 2017-12-26 2018-04-06 新华三信息安全技术有限公司 一种报文转发方法及装置
CN109783430B (zh) * 2018-12-03 2021-04-27 国家计算机网络与信息安全管理中心 表项快速同步的方法及系统
CN113053380B (zh) * 2021-03-29 2023-12-01 海信电子科技(武汉)有限公司 服务器及语音识别方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101795236A (zh) * 2010-03-31 2010-08-04 成都市华为赛门铁克科技有限公司 报文保序方法及装置
CN102546424A (zh) * 2012-01-20 2012-07-04 华为技术有限公司 报文保序方法及装置
CN102868635A (zh) * 2012-08-24 2013-01-09 汉柏科技有限公司 多核多线程的报文保序方法及系统
CN102868636A (zh) * 2012-09-11 2013-01-09 汉柏科技有限公司 多核网络设备报文按流保序方法及系统
US20130259036A1 (en) * 2012-03-29 2013-10-03 Eliezer Tamir Techniques for forwarding or receiving data segments associated with a large data packet
WO2014015498A1 (fr) * 2012-07-26 2014-01-30 华为技术有限公司 Procédé, dispositif et système d'envoi et de réception de paquets

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7573896B2 (en) * 2004-10-15 2009-08-11 Integrated Device Technology, Inc. Method and apparatus for generic interface, packet cut-through, overbooking, queue concatenation, and logical identification priority for a system packet interface device
CN101656677B (zh) * 2009-09-18 2011-11-16 杭州迪普科技有限公司 一种报文分流处理方法及装置
CN101917472B (zh) * 2010-08-12 2013-05-29 北京星网锐捷网络技术有限公司 一种多链路报文的重组方法、装置及设备
CN102104544B (zh) * 2011-01-25 2012-06-20 无锡网芯科技有限公司 硬件加速的多核处理器ip隧道分片报文流保序方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101795236A (zh) * 2010-03-31 2010-08-04 成都市华为赛门铁克科技有限公司 报文保序方法及装置
CN102546424A (zh) * 2012-01-20 2012-07-04 华为技术有限公司 报文保序方法及装置
US20130259036A1 (en) * 2012-03-29 2013-10-03 Eliezer Tamir Techniques for forwarding or receiving data segments associated with a large data packet
WO2014015498A1 (fr) * 2012-07-26 2014-01-30 华为技术有限公司 Procédé, dispositif et système d'envoi et de réception de paquets
CN102868635A (zh) * 2012-08-24 2013-01-09 汉柏科技有限公司 多核多线程的报文保序方法及系统
CN102868636A (zh) * 2012-09-11 2013-01-09 汉柏科技有限公司 多核网络设备报文按流保序方法及系统

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109672629A (zh) * 2018-12-04 2019-04-23 迈普通信技术股份有限公司 一种报文发送方法及通信设备
CN109672629B (zh) * 2018-12-04 2023-04-07 迈普通信技术股份有限公司 一种报文发送方法及通信设备
CN114731334A (zh) * 2020-02-14 2022-07-08 华为技术有限公司 报文保序方法和装置
CN114731334B (zh) * 2020-02-14 2023-10-20 华为技术有限公司 报文保序方法和装置
CN113542131A (zh) * 2021-05-25 2021-10-22 新华三信息安全技术有限公司 一种报文转发方法及装置
CN113542131B (zh) * 2021-05-25 2023-08-22 新华三信息安全技术有限公司 一种报文转发方法及装置
CN113595932A (zh) * 2021-08-06 2021-11-02 上海金仕达软件科技有限公司 数据乱序报文的处理方法及专用集成电路
CN113595932B (zh) * 2021-08-06 2024-05-14 上海金仕达软件科技股份有限公司 数据乱序报文的处理方法及专用集成电路

Also Published As

Publication number Publication date
CN107404446A (zh) 2017-11-28

Similar Documents

Publication Publication Date Title
WO2017198108A1 (fr) Procédé et dispositif de traitement de messages fragmentés
US10826830B2 (en) Congestion processing method, host, and system
WO2017067391A1 (fr) Procédé et dispositif de partage de données pour des machines virtuelles
CN110022264B (zh) 控制网络拥塞的方法、接入设备和计算机可读存储介质
WO2020236279A1 (fr) Système et procédé permettant de faciliter la gestion efficace d'opérations idempotentes dans un contrôleur d'interface de réseau (nic)
CN109690510B (zh) 用于将数据分发到高性能计算网络和基于云的网络中的多个接收器的多播装置和方法
US8996718B2 (en) TCP-aware receive side coalescing
US8953631B2 (en) Interruption, at least in part, of frame transmission
US9155046B2 (en) Optimizing semi-active workloads
WO2017206763A1 (fr) Appareil de terminal, procédé de traitement de données et support de stockage de données
CN103281257B (zh) 一种协议报文处理方法和设备
WO2014194677A1 (fr) Procédé de commande de processus de service et dispositif de réseau
KR101752964B1 (ko) Ａｍ을 통한 ｒｍａ ａｐｉ의 지원
US20210359952A1 (en) Technologies for protocol-agnostic network packet segmentation
CN106330742B (zh) 一种流量控制的方法及网络控制器
CN112242956B (zh) 流速控制方法和装置
WO2016202158A1 (fr) Procédé et dispositif de transmission de messages, et support d'informations lisible par ordinateur
WO2020073907A1 (fr) Procédé et appareil de mise à jour d'entrée de transfert
CN109120556B (zh) 一种云主机访问对象存储服务器的方法及系统
US20160134522A1 (en) Data flow processing method, device, and system
US20150055662A1 (en) Internet group management protocol (igmp) leave message processing synchronization
WO2010023951A1 (fr) Dispositif de communication sécurisée, procédé de communication sécurisée et programme
US9590925B2 (en) Packet processing apparatus, packet processing method, and non-transitory computer-readable storage medium
JP4415391B2 (ja) データをネットワークに送信する方法及び装置並びにデータをネットワークから受信する方法及び装置
WO2016176942A1 (fr) Procédé de multiplexage de liaison et système basé sur un dispositif d'équilibrage de charge

Legal Events

Date Code Title Description
NENP Non-entry into the national phase

Ref country code: DE

121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 17798671

Country of ref document: EP

Kind code of ref document: A1

122 Ep: pct application non-entry in european phase

Ref document number: 17798671

Country of ref document: EP

Kind code of ref document: A1